

EDA, or the art of trading off apples, peaches and oranges

CANDE Workshop November 10, 2011



Patrick Groeneveld Chief Technologist, Magma Design Automation Silicon

Kevin Trudeau, the king of Quacks

Patrick

As seen at CANDE

The #1 New York Times Nonselling Author

#1 NEW YORK TIMES Kevin Trudea "They" D . THE R · GETS RID

FIND OUT

Groeneveld

EDA Secrets

OR MORE

GM

ESI

"They" Don't Want You To Know About

Get better with Apples, Peaches and Oranges Why Optimal is not Optimal at all The disturbing truth about Multicore & GPUs Shocking! Greedy algorithms are good for you!

Find out why the industry is pimping multicore

Trading off Apples, Peaches and Oranges...



Design Effort vs Quality tradeoff in EDA



We'll settle for a common-sense point, given budget - back off, if there is not enough budget.



Synthesis is from Mars, Analysis is from Venus

- Sign-off tools
- Verification, Extraction, STA, spice, DRC, LVS
- Highly accurate
- Big and slow
- Parallelizable

Is the 'whiner'

Groeneveld, Ph.D. **New York Times Bestseller** rom time ever in paperback! The Classic Guide to Understanding the Opposite Sex

Need to make this 'marriage' work

- Implementation tools:
- RTL synthesis, Placement, Routing, Optimization, Humans
- Poor accuracy
- Lean, mean
- Tough to parallelize

Is the 'hacker'

How design really works...



Building a Design Flow

Observation 1: Need gradual refinement flow using many algorithms

Observation 2:

Synthesis algorithms need highly simplified models of reality

Observation 3:

Synthesis algorithms cannot deliver good multi-objective trade-offs

Observation 4:

Optimizing a single objective often makes other objectives worse.

 \mathbf{C}



mal

The ABC of a solid EDA Design Flow

A: Avoid Use pessimism to make problem unlikely, 'Correct by Construction' More avoidance = worse results...

B: Build Synthesize using an algorithm

Synthesis is from Mars....

C: Correct

Fix each objective by incremental modifications (ECOs).





Example ABC: Combating crosstalk delay

- Avoid: using 'pessimism':
 - Size up all drivers: Costs cell area and power
 - Force double spacing NDR on many nets: Costs congestion = area



'C' routing improvement: pushing neighbors away









Effect of this physical ECO on timing



Controlling the amount of Correction



- Relax the objective
- More Avoidance (pessimism)
 - Which might deteriorate other objectives





How to tune the EDA flow?



Debugging: finding what's wrong

1 line of RTL caused 16 gates in critical path Can RTL Designer change this to help?



timer_0

/work/pwm_reader/pwm_reader - Worst Case Analysis



p⁷ 22

16

Local Optima the Design Flow



The EDA Design Flow as a Pachinko Machine

- Run flow:
 - End up an one of the local optima.
- Re-run:
 - typically get same results
 - (Multi-processing alert!!)
- Re-run with small change
 - Could be significant difference
- Changes:
 - Irrelevant order changes
 - Additional steps/algorithms
 - Changing constraints, tuning, etc.
- Good/bad results depend on:
 - 'ease' of the design
 - Flow set-up/tuning
 - Design structure (e.g. data paths)
 - Coincidence







A donkey doesn't bump into the same stone twice





Bad ideas that EDA keeps on bumping into D[,]

- Cloud computing (formerly: In the second computing)
- Model based DRC & DFM
- Common CAD frameworks (Plug & play EDA tools)

D'oh!

- Thermal placement
- X-architecture
- Structured placement
- Multi-core EDA
- GPU's and OpenCL and CUDA, hybrid



D'oh!

t CAD)

D'oh!

EDA is Dumber than a Donkey, example #1

Structured Datapath Placement







#2 Donkey moment example: Multi-core





MAGMA CONFIDENTIAL – DO NOT COPY

Amdahl's law: Why parallelization gain tapers off



Р	Maximum speedup	Reality
50%	2x	0.8x
80%	5x	2.0x
90%	10x	2.5x
95%	20x	2.8x

Must push P to 100%

Must minimize O

Parallelizing a single step in the flow



Parallelizing the flow: Can we break the barrier?



Parallel locking



Clever idea: reorder after read: popular objects get in front





Unlocking parallel potential

- Locks can easily kill potential multithread gains.
- Avoid locks: Duplicate contended data
 - Sledge hammer: duplicate all data (OS support for that)
 - Costs time and memory
 - Complicates code
- Avoid locks: by construction
 - Work on non-overlapping data



Best: have zero interaction between threads



Parallelization requires extremely *low* overhead

- Resource bottlenecks
 - Bandwidth to memory or disk
 - Many EDA problems have poor data locality due to design size

- Design partitioning and re-assembly
 - Non-trivial for EDA problems

- Interactions between threads
 - Data dependencies between threads kill speedup
 - No locks!!



Need 100% independent partitions

thread2 thread3 thread4

11

15

8

12

16

thread1

5

9

13

6

10

14



Partitioning is *Evil* for synthesis

- Why is it evil?
 - Overall quality suffers
 - Cannot optimize across boundaries
 - Partitioning problem is proven tough
 - Good partitions take (non-parallelizable) effort!
 - Algorithmic
 - Need to duplicate data



Partitioning: A necessary evil for the sake of parallelism?



How to partition a problem for parallelism?

- Observation 1:
 - Analysis tools are much easier to parallelize
 - They do not change design state
- Observation 2:
 - Synthesis tools change design state
 - Design changes while its being worked on.





Issue: Load distribution

 Load is not predictable







Issue: Repeatablity: parallelism's silent killer

4 processors, 16 jobs to do. thread1 thread2 thread3 thread4 Need to sync 6 5 7 8 9 12 10 11 16 13 15 14 In case jobs are 100% independent



CUDA & EDA: What's wrong with this picture??





Why Friends don't let Friends program OpenCL/CUDA



There is little glory in writing low-level hacks





Run!

Hybrid solutions are bad ideas



MAGMA CONFIDENTIAL - DO NOT COPY

- New drug
 - Biological model of cause, actions and side-effects
- Develop it
- Test tube test
- Test on animals
 - Efficacy,
 - side effects
- Clinical trials
 - Large double-blind placebc controlled tests
- FDA-approval
- Deployment

- New flow component
 - Based on electrical/ physical plausibility
- Program it (C++/TCL)
- Unit test
- Test on small testcases
 - Debug program
 - Efficacy, side effects **Deployment**
 - Go for it!

Engineers: think it, build it, demo it, declare victory GMA

Lack of Evidence = Quackery









EDA is not exempt:



OpenCL •Structured placement •Thermal-driven placement •DFM-driven design •Plug 'n play tool interoperability

•Hybrid GPU/CPU EDA tools.

- Gridless routing
- •X-Architecture



Skeptical wisdom for EDA

- "Humans are amazingly good at self-deception"
 - This looks soooo good, therefore this *must* work
- "If it has no side effects, it probably has no effects either"
 - Example: improving temperature gradients will cost timing you! Are you really willing to pay based on the evidence?
- "Do not confuse association with causation"
 - "I took this airborne pill, and I did not get sick"
 - "I used this DFM optimizer, and the chip yields!
- "The plural of 'anecdote' is 'anecdotes', *not* 'data'"
 - Result could be a random effect, or another side effect
 - No substitute for unbiased placebo-controlled tests
 - Only large data sets are statistically relevant





