IEEE S.F. Bay Area Council e-GRID's

Technology & Networking in Silicon Valley & the SF Bay Area: Upcoming Meetings, Courses and Conferences

June 21, 2010

Mtg: Ultra-Low-Voltage VLSI Design for Minimum-Energy Computing

by @ 2:09 pm. Filed under ALL, Computers/Software, Electronics Design, Semiconductors

Wednesday July 7, 2010
SCV Circuits and Systems Chapter
Speaker: Massimo Alioto, Ph.D, Visiting Professor, UC-Berkeley
Time: Networking and light dinner at 6:30 PM; Presentation at 7:00 PM
Cost: $2 donation accepted for food
Place: QualComm, Building B, 3165 Kifer Road, Santa Clara
RSVP: not required

In recent years, subthreshold CMOS logic circuits have become very popular in ultra low power applications, which typically constrain the power budget to a few tens of µWs and the supply voltage to a few hundreds of mV.? Designing at such low power and low voltage is challenging and requires a deep understanding of the power-delay tradeoff, as well as of the impact of design variables and variability sources on the circuit robustness.
In this talk, a survey of fresh ideas and recent techniques to design and implement subthreshold CMOS logic circuits is presented.? Novel circuit models of subthreshold CMOS logic in nanometer technologies are presented to understand its basic properties.? The models are then used to derive design criteria to meet assigned constraints in the power delay design space, as well as to counteract with the issues that arise in nanometer technologies (process/voltage/temperature variations, leakage power, robustness…).? Limitations under nanometer technologies are addressed in the scaling perspective.? Design techniques are discussed at the physical, transistor, gate and system level of abstraction.? Detailed guidelines on how to build ultra low power standard cell libraries are derived, and examples are provided.? A detailed comparison of design flows targeting standard and subthreshold CMOS logic is also presented to understand how to specifically build design flows for ultra low power.? Successful designs and state of the art chips are presented to gain a clear understanding of the state of the art, and which direction the research is moving to.

Comments are closed.

[IEEE S.F. Bay Area Council -] [powered by WordPress .]

SF Bay Area Council


  • 5G (2)
  • ALL (4,702)
  • Antennas & Propagation (5)
  • BioEngineering (675)
  • Blogroll (33)
  • Circuits (16)
  • Communications (1,862)
  • Computers/Software (1,777)
  • Consumer Electronics (103)
  • Control Systems (23)
  • Electrical/Power (1,284)
  • Electronics Design (2,774)
  • Employment (4)
  • Employment opportunities (7)
  • Engineering Mgmt (1,819)
  • Green energy (48)
  • History (7)
  • Industrial Applications (91)
  • Information Theory (13)
  • Instrument and Measurement (1)
  • Magnetics (30)
  • Microwave (8)
  • NanoEngineering (876)
  • Optics/Displays (969)
  • Photonics (31)
  • PhotoVoltaics (4)
  • Product Safety (25)
  • Reliability (37)
  • Robotics and Automation (19)
  • Semiconductors (1,847)
  • Signal Processing (138)
  • Vehicular Technology (16)
  • Women in Engineering (8)
  • Young Professionals (5)

    Support our advertisers:

    Visit our

    Enabling Javascript allows us to show you upcoming conferences in this column.

    For the Firefox browser, select Tools/Options/Content and select "Enable Javascript".

    If you are using Microsoft Internet Explorer you may need to click on the yellow bar above and select 'Allow Blocked Content'. You must then click 'Yes' on the following security warning.


    August 2019
    S M T W T F S
    « May    

    View in Google Calendar

    search blog:

    SUBSCRIBE: Get the e-GRID twice a month by email - upcoming IEEE SF Bay Area meetings, conferences.

    RSS Feed Subscribe to our RSS Feed.

    PUBLICIZE your event to IEEE's membership.

    general links:

    22 queries. 0.422 seconds