IEEE S.F. Bay Area Council e-GRID's

Technology & Networking in Silicon Valley & the SF Bay Area: Upcoming Meetings, Courses and Conferences

May 24, 2012

Mtg: Scaling-friendly Radio Design for SoC

by @ 5:41 pm. Filed under ALL, Communications, Electronics Design, Engineering Mgmt, Semiconductors

THURSDAY June 21, 2012
SCV Solid State Circuits Chapter
Speaker: Yorgos Palaskas, Intel Labs, Hillsboro
Time: Presentation at 6:00 PM
Cost: none
Place: Texas Instruments Building E Auditorium, 2900 Semiconductor Dr., Santa Clara
RSVP: From the website

Integration of RF together with baseband and possibly application processors in a System-on-Chip is appealing for cost and form-factor reasons.? Conventional radios are generally incompatible with SoC: they require accurate RF models (which prevents quick SoC porting to the next process node), and they might not scale with CMOS process, e.g. due to the lowering supply voltage, inductors not getting smaller, etc.? Scaling-friendly radios, on the other hand, introduce fundamentally different ways to encode the information that alleviates these issues.? For example, the information can be encoded in the phase of the signal, rather than the amplitude, resulting in improving resolution and performance with CMOS scaling.? Furthermore, these circuits now operate in switching mode and can be adequately described with a basic digital MOS model (hence no need for RF models), and certain RF blocks might be possible to implement with digital Auto-Place-and-Route, which would further improve time-to-market.? Advanced DSP and digital calibration integrate seamlessly in these systems and can further enhance the performance.? The talk will present case studies demonstrating the potential of such scaling-friendly radio concepts.? For example, a digital 32nm WiFi transmitter will be presented where OFDM modulation is introduced by means of high resolution (1.4ps), digital delay cells.? The transmitter includes a switching, inverter-based 26dBm power amplifier that was designed with no RF models and still closely matched design targets.? The presented scaling-friendly radio systems achieve compelling performance already in 32nm CMOS and are expected to further improve with further CMOS scaling, almost on par with digital circuits.

Comments are closed.

[IEEE S.F. Bay Area Council -] [powered by WordPress .]

SF Bay Area Council


  • 5G (2)
  • ALL (4,702)
  • Antennas & Propagation (5)
  • BioEngineering (675)
  • Blogroll (33)
  • Circuits (16)
  • Communications (1,862)
  • Computers/Software (1,777)
  • Consumer Electronics (103)
  • Control Systems (23)
  • Electrical/Power (1,284)
  • Electronics Design (2,774)
  • Employment (4)
  • Employment opportunities (7)
  • Engineering Mgmt (1,819)
  • Green energy (48)
  • History (7)
  • Industrial Applications (91)
  • Information Theory (13)
  • Instrument and Measurement (1)
  • Magnetics (30)
  • Microwave (8)
  • NanoEngineering (876)
  • Optics/Displays (969)
  • Photonics (31)
  • PhotoVoltaics (4)
  • Product Safety (25)
  • Reliability (37)
  • Robotics and Automation (19)
  • Semiconductors (1,847)
  • Signal Processing (138)
  • Vehicular Technology (16)
  • Women in Engineering (8)
  • Young Professionals (5)

    Support our advertisers:

    Visit our

    Enabling Javascript allows us to show you upcoming conferences in this column.

    For the Firefox browser, select Tools/Options/Content and select "Enable Javascript".

    If you are using Microsoft Internet Explorer you may need to click on the yellow bar above and select 'Allow Blocked Content'. You must then click 'Yes' on the following security warning.


    July 2018
    S M T W T F S
    « May    

    View in Google Calendar

    search blog:

    SUBSCRIBE: Get the e-GRID twice a month by email - upcoming IEEE SF Bay Area meetings, conferences.

    RSS Feed Subscribe to our RSS Feed.

    PUBLICIZE your event to IEEE's membership.

    general links:

    22 queries. 0.532 seconds