IEEE S.F. Bay Area Council e-GRID's
BayAreaTech

Technology & Networking in Silicon Valley & the SF Bay Area: Upcoming Meetings, Courses and Conferences

July 25, 2014

Tutorial on LDPC Decoding: VLSI Architectures and Implementations

by @ 2:50 pm. Filed under ALL, Communications, Electronics Design, Semiconductors
 

WEDNESDAY August 6, 2014
SCV Signal Processing, with Circuits and Systems, Solid State Circuits, Communications, PACE, Magnetics, ITS Chapters
HDD, WiMax, Flash SSD, standards …
Speakers: Ned Varnica, Marvell Semiconductor; Kiran Gunnam, Violin Memory
Time: Presentations 7:00 PM – 9:30 PM
Cost: $43
Place: Santa Clara Convention Center, 5001 Great America Pkwy, Santa Clara
RSVP: from website
Web: www.ewh.ieee.org/r6/scv/sps/#M20140806

LDPC codes are now being used in Hard disk drive read channels, Wireless (IEEE 802.11n/ IEEE 802.11ac, IEEE 802.16e WiMax), 10-GB, DVB-S2, and more recently in Flash SSD. Tutorialâ??s target audience is system engineers and design engineers. Tutorial has two parts, first module is focused on LDPC Decoding and second module is focused on VLSI Architectures and Implementations. IEEE Standard draft LDPC codes for Flash memories also will be covered.
Module 1 LDPC Decoding
1.1) LDPC codes
1.2) Hard decision decoding,
1.3) LLR basics and LLR generation for soft decoding for Flash memory channel
1.4) Soft decoding and Min-Sum Algorithm
1.5) LDPC decoder performance characteristics, trapping sets and error floor
1.6) Basics of Code Structures for Efficient hardware.

Module 2 VLSI Architectures and Implementations
2.1) Check Node Unit Design and Value-reuse property
2.2)   Non-layered decoder architecture
a)   Block serial processing
b)  Translating throughput requirement to H matrix parameters and edge parallelization
2.3)  Layered decoder architecture
a) Block serial processing
b) Block serial processing for irregular H matrices, scheduling of decoder processing
c) Block parallel processing
d) Translating throughput requirement to H matrix parameters and edge parallelization
e) Case study of decoders for IEEE P1890 Standards draft LDPC codes
(P1890-Standards Working Group on Error Correction Coding for Non-Volatile Memories)
2.4) Error floor mitigation schemes

20140806scv

Comments are closed.

[IEEE S.F. Bay Area Council - www.e-grid.net] [powered by WordPress .]

SF Bay Area Council

Categories

  • ALL (4,557)
  • Antennas & Propagation (4)
  • BioEngineering (663)
  • Blogroll (33)
  • Circuits (11)
  • Communications (1,853)
  • Computers/Software (1,744)
  • Consumer Electronics (97)
  • Control Systems (18)
  • Electrical/Power (1,263)
  • Electronics Design (2,768)
  • Employment (4)
  • Employment opportunities (5)
  • Engineering Mgmt (1,805)
  • Green energy (40)
  • History (3)
  • Industrial Applications (73)
  • Information Theory (10)
  • Magnetics (22)
  • Microwave (8)
  • NanoEngineering (869)
  • Optics/Displays (968)
  • Photonics (24)
  • PhotoVoltaics (3)
  • Product Safety (21)
  • Reliability (34)
  • Robotics and Automation (15)
  • Semiconductors (1,827)
  • Signal Processing (132)
  • Vehicular Technology (9)
  • Women in Engineering (7)
  • Young Professionals (2)
  •  

    Support our advertisers:

    Visit our
    GRID MARKETPLACE

    Enabling Javascript allows us to show you upcoming conferences in this column.

    For the Firefox browser, select Tools/Options/Content and select "Enable Javascript".

    If you are using Microsoft Internet Explorer you may need to click on the yellow bar above and select 'Allow Blocked Content'. You must then click 'Yes' on the following security warning.

    archives:

    October 2017
    S M T W T F S
    « Sep    
    1234567
    891011121314
    15161718192021
    22232425262728
    293031  

    View in Google Calendar

    search blog:


    SUBSCRIBE: Get the e-GRID twice a month by email - upcoming IEEE SF Bay Area meetings, conferences.

    RSS Feed Subscribe to our RSS Feed.

    PUBLICIZE your event to IEEE's membership.


    general links:

    22 queries. 0.523 seconds