

RF Harmonic Oscillators Integrated in Silicon Technologies

Pietro Andreani

Dept. of Electrical and Information Technology (EIT)
Lund University, Sweden

SSCS Distinguished Lecture

Lehigh University, PA
Tuesday, Feb. 6th, 2018




Overview

- Popular harmonic oscillators
 - Phase noise
- Architectures for low $1/f^2$ and/or $1/f^3$ phase noise
- Series-resonance oscillator
- Design techniques for very wide frequency tuning range RF CMOS VCOs


LC resonator

We begin with an inductor-capacitor resonator




Building a harmonic oscillator

Tank losses are compensated by an active negative resistance in parallel to the tank




Colpitts oscillator

Oscillator as positive-feedback system




Colpitts oscillator

Classical embodiment of active negative resistance with only one active device




Analysis with Describing Function




Cross-coupled differential-pair oscillator

Extremely popular oscillator family



Class-B with double switch pair





Overview

- Popular harmonic oscillators
 - n Phase noise
- Architectures for low $1/f^2$ and/or $1/f^3$ phase noise
- Series-resonance oscillator
- Design techniques for very wide frequency tuning range RF CMOS VCOs



Real oscillations

- Phase uncertainty grows with time à *jitter*
 - n Caused by various noise sources
- Jitter increases without bound in a free-running oscillator
- In the frequency domain, the oscillator displays *phase noise*




Why bother?

Phase noise in transceiver is important for at least three reasons:


- q In a receiver, it can downconvert large nearby signals on top of the desired signal
- q In a transmitter, it can increase the noise floor in the receive band
- q In both, it can directly corrupt the phase information in the signal
- Not seldom, the phase noise of the VCO is the bottleneck for the whole radio performance




Reciprocal mixing




Phase noise and SNR (EVM)



Phase noise – LTI approach



Phase noise from tank losses




- Both amplitude and phase noise, but amplitude noise is rejected
- Thus, phase noise is defined as half the above expression, normalized to the output signal power (in dB below the carrier per Hertz, dBc/Hz):




Leeson's equation



$$L(D\omega) = 10 \log_{10} \left[\frac{2k_B T R}{A_{pk}^2} \frac{1}{2} + \frac{1}{2Q} \times \frac{\omega_0}{D\omega} + \frac{D\omega}{\omega_0^3} \right]$$



Hajimiri and Lee's theory of phase noise



Conversion of noise into phase noise is time-dependent – LTV phase noise analysis needed!



Hajimiri and Lee, JSSC Feb. '98



Impulse sensitivity function (ISF, G)

- Current noise source $i_n(f)$ is weighed by associated $G_n(f)$
 - effective current noise $i_{n,eff}(f) = i_n(f) \times G_n(f)$ ($f = \omega_0 t$)
- ISF is dimensionless, frequency- and amplitude independent, with period 2π :


$$G(f) = \frac{c_0}{2} + \sum_{n=1}^{\infty} c_n \cos(nf + f_n)$$




Phase noise expression

If $i_n(f)$ is a (cyclo)stationary white current noise source, its contribution to $1/f^2$ phase noise is


$$L(D\omega) = 10 \log_{10} \left[\frac{i_{n,eff,rms}^2}{2(CA_{pk})^2 (D\omega)^2} \right]$$



Graphical interpretation




Example of ISF – LC oscillators




A particularly simple case


Parallel RLC resonator again – phase noise from tank losses:



Phase noise from MOS pair



Total phase noise

$$L(Dw) = 10 \log \frac{\dot{e}}{\dot{e}} \frac{k_B T}{\dot{e} R A_{\text{tank}}^2 C^2 (Dw)^2} (1 + \underbrace{g_n}_{F=1+g_n}) \frac{\dot{u}}{\dot{u}}$$


- q Transistors appear only through channel noise factor g_n
- q Transistor phase noise always proportional to tank noise (60% from tank, 40% from MOS pair, if $g_n = 2/3$)
- q This is because: 1) transistor noise is proportional to commutation time, 2) which is inversely proportional to the oscillation amplitude, 3) which is proportional to the tank parallel resistance
- q A simple-minded LTI analysis would yield very wrong predictions (i.e., MOS phase noise increases with MOS g_m)



MOS phase noise – invariance


$$\overline{i_{N1}^2(f)} = 4k_B T g_n g_{m,N1}(f)$$

$$F_n = \frac{1}{A_{\text{tank}}} \sqrt{\frac{2I_B}{b_n}}$$


Two effects balance each other:

- 1) Larger MOS produces more noise during current commutation, and
- 2) Larger MOS allows a faster commutation

Result: the two areas are identical




Single-ended Colpitts oscillator



Noise injected into tank when ISF is near zero à excellent!



Phase noise in Colpitts oscillator



$$L(Dw) \gg 10 \log \frac{\dot{e}}{\dot{e}} \frac{k_B T}{\dot{e} 4I_B^2 R^3 (1-n)^2 C^2 (Dw)^2} \frac{\dot{u}}{\dot{u}} \frac{1-n}{n} \frac{\dot{u}}{\dot{u}}$$

Minimum for:

$$n_{opt} = \begin{cases} 0.30 & \text{for } g_n = 2/3 \\ 1/3 & \text{for } g_n = 1 \\ 0.36 & \text{for } g_n = 1.5 \end{cases}$$

However, contrary to what was once (justifiably) believed, Colpitts is **more** noisy than the differential-pair LC oscillator!




Harmonic oscillators – a general result

- 1) G sinusoidal and in quadrature with tank voltage
- 2) Active devices work as transistors
- 3) Transistor current noise proportional to g_m





Transistor effective noise depends only on tank loss and topology



J. Bank, "A harmonic oscillator design methodology based on describing functions", PhD thesis, Gothenburg, Sweden, 2006
Mazzanti and Andreani, JSSC Dec. '08; Murphy et al, TCAS-I June '10



More on inductive vs capacitive losses




- Asymmetry between phase noise from r_C vs r_L – depends on (large) $g_m \times r_C$
- Lost with "equivalent" parallel tank losses
- PN from G_M always proportional to PN from r_C and r_L together (here, $g = 1$)

Pepe and Andreani, TCAS-II June 2016



Alternative phase noise analysis



Matrix-based Fourier-series LTV approach, starting from

$$\mathbf{I} = \mathbf{Y} \mathbf{V} \quad \text{and} \quad d\mathbf{I} = \mathbf{G}_M d\mathbf{V}$$

All quantities are functions of $\omega_0, 2\omega_0, \dots, n\omega_0$

Pepe and Andreani, TCAS-I Feb. 2017




Results of new phase noise analysis


- Rigorous analysis under very broad hypotheses
 - n G_M pure transconductance; Y linear; G_M noise proportional to G_M via g
- Phase noise from G_M always in proportion of g : 1 to phase noise from Y , independently of resonator and transconductor nature
- Phase noise expressions as functions of V and Y
- Closed-form, explicit phase noise expressions if Q is high
 - n General case of Y resonating at multiples of ω_0

Double-switch pair vs. single-switch pair

Double-switch (DS) pair oscillator



Single-switch (SS) pair oscillator



What phase noise difference should we expect?

DS pair vs. SS pair – phase noise

$$L_{DS}(Dw) = 10 \log \left[\frac{2k_B TR}{C} \frac{1}{A_{DS}^2/2} \frac{w_0}{C} \frac{\ddot{\phi}}{Dw} \left(1 + \frac{g_n + g_p}{2} \frac{\ddot{\phi}}{\phi} \right) \right]$$

$$L_{SS}(Dw) = 10 \log \left[\frac{2k_B TR}{C} \frac{1}{A_{SS}^2/2} \frac{w_0}{C} \frac{\ddot{\phi}}{Dw} (1 + g_n) \frac{\ddot{\phi}}{\phi} \right]$$

- 60% from tank, 40% from transistors
 - If $g_n = g_p = 2/3$
- If $I_{B,DS} = I_{B,SS}$ and $g_n = g_p \Rightarrow$

$$A_{DS} = 2A_{SS} \quad \text{®} \quad L_{DS} = L_{SS} - 6dB \quad (!)$$


Andreani and Fard, JSSC Dec. 2006



DS vs. SS – MOS noise

$$\text{Area (SS)} = 2 \cdot \text{Area (DS)}$$

4 DS transistors make as much noise as 2 SS transistors!



Phase noise vs power consumption

- If $I_{B,SS} = 2I_{B,DS} \Rightarrow A_{SS} = A_{DS} \Rightarrow$ same phase noise
- In this case, $V_{DD,SS} = \frac{1}{2} V_{DD,DS} \Rightarrow$ same power consumption
- Thus, same maximum achievable “figure-of-merit” (FoM, phase noise for a given power consumption)
- If $V_{DD,DS} = V_{DD,SS}$ and $I_{B,DS} = \frac{1}{4} I_{B,SS} \Rightarrow A_{SS,max} = 2A_{DS,max} \Rightarrow L_{SS,min} = L_{DS,min} - 6dB$
- Again, $FoM_{SS,max} = FoM_{DS,max}$



Figure of merit (FoM)

Phase noise normalized to power consumption, oscillation frequency, and frequency offset

$$FoM = \frac{(w_0/Dw)^2}{L(Dw) \times P_{DC[mW]}} = 10^{-3} \times \frac{2Q^2}{k_B T} \times \frac{h}{F}$$

power efficiency


noise factor

High tank Q crucial for high FoM


Andreani et al., JSSC Dec. 2006; Garampazzi et al., JSSC Jul. 2015; Murphy et al., ISSCC 2015




SS vs DS – PN and FoM with fixed V_{dd}



Liscidini et al., ISSCC 2012, JSSC Mar. 2014




Current bias – resistive source




Abdi and Ismail, ISSCC 2003



Current bias – MOS source



Impact of parasitic tail capacitance



- $C_{tail,par}$ + cross-coupled MOS entering linear region \rightarrow MOS contribution to phase noise increases, even by a large amount
- $C_{tail,par}$ good for filtering HF noise from bias
- But, increase of $1/f$ noise upconversion




Overview

- Popular harmonic oscillators
 - n Phase noise
- Architectures for low $1/f^2$ and/or $1/f^3$ phase noise
- Series-resonance oscillator
- Design techniques for very wide frequency tuning range RF CMOS VCOs




Possible solution – noise filter




- Noise filter: $C_{tail,par}$ resonates with L_{tail} at $2\omega_0$ \rightarrow MOS switches see high-Z at $2\omega_0$
- C_{BIG} filters tail noise and ac-grounds L_{tail}
- C_{BIG} includes C_{DB} of MOS tail \rightarrow long and large MOS, low $1/f$ noise
- Drawbacks: narrow-band, $C_{tail,par}$ must be known with some precision, extra L_{tail}




Dramatic performance improvement




- 0.35 μ m CMOS
- 1.2GHz, 3.5mA, 2.5V
- $L_{tail} = 10\text{nH}$, $C_{BIG} = 40\text{pF}$
- FoM = 196dBc/Hz
- TR?



More on tail filter




- Many variations on the same basic theme
- Extremely popular!




Hegazi, Sjöland, Abidi, JSSC Dec. 2001



A recent variation




- Tail/top resonance with Xrfm
- Very low PN and great FoM (up to 195.6 dBc/Hz)
- 200-400kHz 1/f³ corner



Garampazzi et al., JSSC July 2015



Alternative to tail resonance




- Design tank for differential resonance at ω_0 and common-mode resonance at $2\omega_0$
- Also here, the $2\omega_0$ resonance must track the ω_0 resonance – two capacitor banks


Babaie et al., RFIC 2013, JSSC Mar. 2015; Shahmohammadi et al., ISSCC 2015; Murphy et al., ISSCC 2015



Class-F₂ (or, here, F_{2,3}) oscillator




- 5.4-7.0GHz; 1V, 10-12mW
- Low 1/f³ corner (60-130kHz)
- Very good FoM (~191 dBc/Hz) at very low PN (-124 dBc/Hz @ 1MHz)
- Very low V_{DD} pushing (12-23MHz/V)




Shahmohammadi et al., ISSCC 2015



Implicit common-mode resonance




- 4.7-5.4 GHz; 0.7V, 0.5mW
- Low $1/f^3$ corner (200kHz)
- Great FoM (194-196dBc/Hz)



Murphy et al., ISSCC 2016



A totally different approach – class-C





- C_{tail} turns class-B into class-C: optimal differential “Colpitts” oscillator
- Ideally, 3.9dB lower phase noise for the same bias current
- Also here, C_{tail} filters off high-frequency noise from tail, and includes tail C_{DB} à long and large MOS, low $1/f$ noise

Mazzanti and Andreani, JSSC Dec. 2008




Original prototype

- $4.90\text{GHz} < f_c < 5.65\text{GHz}$
- 1V, 1.4mW
- $193.5\text{dBc/Hz} < \text{FoM} < 196\text{dBc/Hz}$



Design issues in class-C CMOS VCO

- Diff-pair must not enter the linear region (otherwise, large PN penalty) à shift of MOS DC gate voltage V_B (which may be generated with **feedback loop**)
- RC bias should not load tank (transformer feedback possible)
- Nevertheless, higher maximum oscillation amplitude in the *ideal* class-B CMOS oscillator
- Class-C very attractive for BJT VCOs






Mazzanti and Andreani, JSSC Dec. 2008; Fanori and Andreani, JSSC July 2013



Colpitts VCO in SiGe BiCMOS process

- 18.8-23.1GHz; 4.0V, 17.5mA
- PN = -119dBc/Hz @ 1MHz (best)
- FoM = 188dBc/Hz



Boscolo *et al.*, ESSCIRC 2017

P. Andreani, SSCS DL, Lehigh Univ., PA, 2/6/2018

57 of 78



Overview


- Popular harmonic oscillators
 - n Phase noise
- Architectures for low $1/f^2$ and/or $1/f^3$ phase noise
- Series-resonance oscillator
- Design techniques for very wide frequency tuning range RF CMOS VCOs

P. Andreani, SSCS DL, Lehigh Univ., PA, 2/6/2018

58 of 78



Oscillation with series resonance



- Voltage driven
- Gain equal to quality factor \rightarrow internal oscillation may be much higher than V_{DD}
 - n Attractive for ultra-low phase noise
- $p/2$ phase shift between input and output


P. Andreani, L. Fanori, and T. Mattsson, "Series-resonance oscillator," U.S. Patent 2015 0381 157, 2015

P. Andreani, SSCS DL, Lehigh Univ., PA, 2/6/2018

59 of 78



Phase shift by quadrature



- We disregard the (important) issue of start-up
- Square wave between V_{DD} and GND at LC input
- MOS devices work almost exclusively as switches \rightarrow channel resistance in series with the tank's

Tohidian *et al.*, MWCL Aug. 2015; Pepe, Bevilacqua, Andreani, TCAS-I Feb. 2018

P. Andreani, SSCS DL, Lehigh Univ., PA, 2/6/2018

60 of 78



Phase noise

$$L(DW) = 10 \log_{10} \frac{\frac{4k_B T r_s}{(4I_{pk} L DW)^2} (1+F)}{\frac{4k_B T}{(4I_{pk} DW)^2} \frac{\omega_0^2}{\omega^2} (1+F)} = 10 \log_{10} \frac{r_s}{L} \frac{\omega_0^2}{\omega^2} \frac{1+F}{1+F}$$

$$I_{pk} = \frac{2 V_{DD}}{\rho r_s}$$

- MOS work as switches → previous phase noise theorems do not apply
- F accounts for 1) MOS are non-ideal switches, and 2) they do work as transconductors for a (tiny) fraction of the oscillation period
- Ideally, F is negligible!

Pepe, Bevilacqua, Andreani, TCAS-I Feb. 2018



P. Andreani, SSCS DL, Lehigh Univ., PA, 2/6/2018

61 of 78 Advancing Technology for Humanity

Figure of merit

$$FoM = 10^{-3} \times \frac{2Q^2}{k_B T} \times \frac{h}{1+F}$$

Ideally, close to 1
Ideally, close to 0

- Usual dependence on Q^2
- Very large power consumption, ultra-low phase noise (plus quadrature phases for free)
- However:
 - MOS resistance is critical (current-based architectures such as class-B and class-C are much more robust)
 - Stray resistances of GND and power supply distribution are also critical
 - Very large internal voltages make frequency tuning difficult



P. Andreani, SSCS DL, Lehigh Univ., PA, 2/6/2018

62 of 78 Advancing Technology for Humanity

Overview

- Popular harmonic oscillators
 - Phase noise
- Architectures for low $1/f^2$ and/or $1/f^3$ phase noise
- Series-resonance oscillator
- Design techniques for very wide frequency tuning range RF CMOS VCOs



P. Andreani, SSCS DL, Lehigh Univ., PA, 2/6/2018

63 of 78 Advancing Technology for Humanity

VCOs in modern radios – I

- Carrier aggregation requires several harmonic VCOs
 - Active at the same time
 - Should not pull one another
- Band proliferation favors VCOs with a very wide tuning range (TR)
 - Wider than 1 octave is particularly attractive




P. Andreani, SSCS DL, Lehigh Univ., PA, 2/6/2018

64 of 78 Advancing Technology for Humanity

VCOs in modern radios – II

- o VCO with 8-shaped tank inductor
 - n Much less sensitive to external magnetic fields
 - n Generates itself a vanishing magnetic field
 - n Slightly lower Q acceptable
 - n Often used




M. Nilsson *et al.*, ISSCC 2011

P. Andreani, SSCS DL, Lehigh Univ., PA, 2/6/2018



Very-Wide-TR VCOs – I

- o Two or more VCOs with overlapping TRs
 - n Saves power, costs area
 - n Very popular choice in real-life products




Hadjichristos *et al.*, ISSCC 2009

P. Andreani, SSCS DL, Lehigh Univ., PA, 2/6/2018



Very-Wide-TR VCOs – II

- o Large switchable C in parallel to small L
 - n floating switches
 - n power wasted at low frequencies, compared to reasonable phase-noise specs
 - n power cannot be decreased without killing the oscillation






Sjöland, TCAS-II May 2002

P. Andreani, SSCS DL, Lehigh Univ., PA, 2/6/2018



Very-Wide-TR VCOs – III

- o Switchable L
 - n Ultra-wide TR possible
 - n Difficult to obtain low PN at high FoM
 - n Additional issue: switchable 8-shaped inductor






Sadhu *et al.*, CICC 2009

P. Andreani, SSCS DL, Lehigh Univ., PA, 2/6/2018



Very-Wide-TR VCOs – IV

- Transformer-based VCOs
 - Two resonances with overlapping TRs
 - TR > 1 octave
 - Difficult to design an 8-shaped transformer



Bevilacqua et al., TCAS-II Apr. 2007; Li et al., JSSC June 2012




P. Andreani, SSCS DL, Lehigh Univ., PA, 2/6/2018

69 of 78



Very-Wide-TR VCOs – V

- Mode-switching VCO
 - 4 inductors, two oscillation modes
 - Rejects external magnetic fields
 - TR > 1 octave
 - Excellent PM and FoM
 - Large area



Taghivand et al., ISSCC 2014




P. Andreani, SSCS DL, Lehigh Univ., PA, 2/6/2018

70 of 78



Very-Wide-TR VCOs – VI

- Double-core VCO
 - Two concentric 8-shaped coils – do not interfere (much) with each other
 - TR > 1 octave; saves inductor area, sub-optimal Q



Fanori et al., ISSCC 2014

P. Andreani, SSCS DL, Lehigh Univ., PA, 2/6/2018

71 of 78



Very-Wide-TR VCOs – VII

- Reconfigurable active core
 - Standard LC tank design (i.e., with very large capacitance)
 - Negative resistance: either single-switch (nMOS) pair – SS mode
 - or, double (complementary nMOS-pMOS) switch pair – DS mode
 - DS mode avoids power waste at lower frequencies



Liscidini et al., ISSCC 2012, JSSC Mar. 2014

P. Andreani, SSCS DL, Lehigh Univ., PA, 2/6/2018


72 of 78



SS pair vs. DS pair, again



Very-Wide-TR reconfigurable VCO



- STM 28nm UTBB FD-SOI CMOS
- 2.8-5.8 GHz
- -154 < PN (dBc/Hz @ 20MHz) < -142
- 186 < FoM (dBc/Hz) < 189
- 300kHz < 1/f³ corner < 3MHz

Fanori et al., RFIC 2015



Conclusions

- Rigorous phase noise results
 - n For transistor-based oscillators
- Class-B VCOs à simple, robust, ubiquitous
 - n Tail filter improves phase noise, even largely
 - n Recent proposals: common-mode tank resonance at 2ω₀
- Class-C VCOs à better efficiency than standard class-B, but more complicated
 - n Class-C must be enforced for all working conditions
 - n Excellent for BJT VCOs
- Series-resonance oscillator à great potential, but important issues to be solved
- Several techniques for very wide frequency tuning range
 - n None is a clear winner



References – I

1. A. Hajimiri and T. H. Lee, "A general theory of phase noise in electrical oscillators," *IEEE J. Solid-State Circuits*, vol. 33, no. 2, pp. 179–194, Feb. 1998.
2. P. Andreani and X. Wang, "On the Phase-Noise and Phase-Error Performances of Multiphase LC CMOS VCOs," *IEEE J. Solid-State Circuits*, vol. 39, no. 11, pp. 1883–1893, Nov. 2004.
3. P. Andreani et al., "A study of phase noise in Colpitts and LC-tank CMOS oscillators," *IEEE J. Solid-State Circuits*, vol. 40, no. 5, pp. 1107–1118, May 2005.
4. A. Mazzanti and P. Andreani, "Class-C harmonic CMOS VCOs, with a general result on phase noise," *IEEE J. Solid-State Circuits*, vol. 43, no. 12, pp. 2716–2729, Dec. 2008.
5. J. Bank, "A harmonic oscillator design methodology based on describing functions", PhD thesis, Gothenburg, Sweden, 2006.
6. D. Murphy et al., "Phase noise in LC oscillators: A phasor-based analysis of a general result and of loaded", *IEEE Trans. Circuits Syst. I*, vol. 57, no. 6, pp. 1187–1203, Jun. 2010.
7. F. Pepe and P. Andreani, "Still More on the 1/f² Phase Noise Performance of Harmonic Oscillators," *IEEE Trans. Circuits Syst. – II*, vol. 63, no. 6, pp. 538–542, June 2016.
8. F. Pepe and P. Andreani, "A General Theory of Phase Noise in Transconductor-Based Harmonic Oscillators," *IEEE Trans. Circuits Syst. – I*, vol. 64, no. 2, pp. 432–445, Feb. 2017.
9. M. Garampazzi et al., "An Intuitive Analysis of Phase Noise Fundamental Limits Suitable for Benchmarking LC Oscillators," *IEEE J. Solid-State Circuits*, vol. 49, no. 3, pp. 635–645, Mar. 2014.
10. P. Andreani and A. Fard, "More on the 1/f² phase noise performance of CMOS differential-pair LC-tank oscillators," *IEEE J. Solid-State Circuits*, vol. 41, no. 12, pp. 2703–2712, Dec. 2006.
11. M. Garampazzi et al., "Analysis and Design of a 195.6 dBc/Hz Peak FoM P-N Class-B Oscillator With Transformer-Based Tail Filtering", *IEEE J. Solid-State Circuits*, vol. 50, no. 7, pp. 1657–1668, Jul. 2015.
12. D. Murphy et al., "A VCO with Implicit Common-Mode Resonance", in Proc. of the *IEEE ISSCC* 2015, pp. 442–443, 2015.



References – II

13. A. Liscidini et al., "A 36mW/9mW Power-Scalable DCO in 55nm CMOS for GSM/WCDMA Frequency Synthesizers," in Proc. of the IEEE ISSCC 2012, pp. 348–350, 2012.
14. A. Liscidini et al., "A 36mW/9mW Power-Scalable DCO in 55nm CMOS for GSM/WCDMA Frequency Synthesizers," IEEE J. Solid-State Circuits, vol. 49, no. 3, pp. 646–656, Mar. 2014.
15. A. Ismail and A. Abidi, "CMOS differential LC oscillator with suppressed up-converted flicker noise," in Proc. of the IEEE ISSCC 2003, pp. 98–99, 2003.
16. E. Hegazi et al., "A filtering technique to lower LC oscillator phase noise," IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 1921–1930, Dec. 2001.
17. M. Babaie et al., "Ultra-low phase noise 7.2–8.7 GHz clip-and-restore oscillator with 191dBc/Hz FoM," in Proc. of the IEEE RFIC 2013, pp. 43–46, 2013.
18. M. Babaie and R. B. Staszewski, "An Ultra-Low Phase Noise Class-F₂ CMOS Oscillator With 191 dBc/Hz FoM and Long-Term Reliability," IEEE J. Solid-State Circuits, vol. 50, no. 3, pp. 679–692, Mar. 2015.
19. M. Shahmohammadi et al., "A 1/f Noise Upconversion Reduction Technique Applied to Class-D and Class-F Oscillators", in Proc. of the IEEE ISSCC 2015, pp. 444–445, 2015.
20. D. Murphy et al., "A Complementary VCO for IoT that Achieves a 195dBc/Hz FOM and Flicker Noise Corner of 200kHz", in Proc. of the IEEE ISSCC 2016, pp. 44–45, 2016.
21. A. Mazzanti and P. Andreani, "Class-C harmonic CMOS VCOs, with a general result on phase noise," IEEE J. Solid-State Circuits, vol. 43, no. 12, pp. 2716–2729, Dec. 2008.
22. L. Fanori and P. Andreani, "Highly Efficient Class-C CMOS VCOs, Including a Comparison With Class-B VCOs", IEEE J. Solid-State Circuits, vol. 48, no. 7, pp. 1730–1740, July 2013.
23. F. Boscolo et al., "A 21GHz 20.5%-Tuning Range Colpitts VCO with -119dBc/Hz Phase Noise at 1MHz Offset", in Proc. of the IEEE ESSCIRC 2017, pp. 91–94, 2017
24. P. Andreani, L. Fanori, and T. Mattsson, "Series-resonance oscillator," U.S. Patent 2015 0381 157, Dec. 31, 2015. <http://www.freepatentsonline.com/y2015/0381157.html>



References – III

25. M. Tohidian et al., "A tiny quadrature oscillator using low-Q series LC tanks," IEEE Microw. Wireless Compon. Lett., vol. 25, no. 8, pp. 520–522, Aug. 2015.
26. F. Pepe, A. Bevilacqua, and P. Andreani, "On the Remarkable Performance of the Series-Resonance CMOS Oscillator," IEEE Trans. Circuits Syst. – I, vol. 65, no. 2, pp. 531–542, Feb. 2018.
27. M. Nilsson et al., "A 9-band WCDMA/EDGE transceiver supporting HSPA evolution," in Proc. of the IEEE ISSCC 2011, pp. 366–368, 2011.
28. A. Hadjichristos et al., "Single-chip RF CMOS UMTS/EGSM transceiver with integrated receive diversity and GPS", in Proc. of the IEEE ISSCC 2009, pp. 118–119, 2009.
29. H. Sjöland, "Improved Switched Tuning of Differential CMOS VCOs," IEEE Trans. Circuits Syst. – II, vol. 49, no. 5, pp. 352–355, May 2002.
30. B. Sadhu et al., "A CMOS 3.3–8.4 GHz Wide Tuning Range, Low Phase Noise LC VCO", in Proc. of the IEEE CICC 2009, pp. 559–562, 2009.
31. A. Bevilacqua et al., "Transformer-based dual-mode voltage-controlled oscillators," IEEE Trans. Circuits Syst. – II, vol. 54, no. 4, pp. 293–297, Apr. 2007.
32. G. Li et al., "A Low-Phase-Noise Wide-Tuning-Range Oscillator Based on Resonant Mode Switching" IEEE J. Solid-State Circuits, vol. 47, no. 6, pp. 1295–1308, June 2012.
33. M. Taghivand et al., "A 3.24-to-8.45GHz Low-Phase-Noise Mode-Switching Oscillator", in Proc. of the IEEE ISSCC 2014, pp. 368–370, 2014.
34. L. Fanori et al., "A 2.4-to-5.3GHz Dual-Core CMOS VCO with Concentric 8-Shaped Coils", in Proc. of the IEEE ISSCC 2014, pp. 379–372, 2014.
35. L. Fanori et al., "A 2.8-to-5.8 GHz Harmonic VCO in a 28 nm UTBB FD-SOI CMOS Process", in proc. 2015 IEEE RFIC, pp. 195–198, 2015.

