

Designing Crystal Oscillators

Dale Nelson, Ph.D.
DHN Integrated Circuit Design

30-Nov-2009

DHN Integrated Circuit Design

1

DHN Integrated Circuit Design


- Established in Sept. 2005
- Design Expertise:
 - Crystal Oscillators
 - Phase Locked Loops
 - General Analog/Mixed Signal Design
- Dale Nelson
 - Ph.D. in Electrical Engineering from Purdue Univ.
 - Over 27 patents
 - Worked for Bell Labs → Lucent → Agere, and Innovative Wireless Technologies
 - Adjunct Professor at the University of Pennsylvania

30-Nov-2009

DHN Integrated Circuit Design

2

DHN Integrated Circuit Design Mandatory Organization Chart



30-Nov-2009

DHN Integrated Circuit Design

3

Crystal Oscillators


- Found in almost all electronic devices:
 - Disk drives
 - Computer mother boards
 - Telephones
 - Cell phones
 - Televisions, Radios
 - Watches, Clocks
 - Coffee Makers
 - Uninterruptible Power Supplies (UPS)
 - Electric Toothbrushes

30-Nov-2009

DHN Integrated Circuit Design

4

U.P.S.



30-Nov-2009

DHN Integrated Circuit Design

5

Board in UPS




Crystal

30-Nov-2009

DHN Integrated Circuit Design

6

Electric Toothbrush




30-Nov-2009

DHN Integrated Circuit Design

7

Electric Toothbrush



30-Nov-2009

DHN Integrated Circuit Design

8

Why use a crystal?

- Accuracy with respect to:
 - Temperature
 - Supply Voltage
 - Time (Aging)
- Quality Factor “Q”


$$Q = 2 \pi \frac{\text{Energy stored during a cycle}}{\text{Energy lost during a cycle}}$$

Crystal “Q”


“Q” Value Ranges

RC passive circuit	0-0.5
IC Inductors	4-25
Golf ball	10
Discrete Inductors	20-1000
Church Bell	5000
Crystals	10k-3M


Basic Gate Crystal Oscillator



Basic Gate Crystal Oscillator Start Up



Basic Gate Oscillator Steady State



30-Nov-2009

DHN Integrated Circuit Design

13

Crystal Oscillator Transient Simulations

- Good for:
 - Determining signal amplitude, duty cycle
 - Crystal Drive Level (power dissipation of crystal)
 - Start up characteristics (start up time???)
 - Chewing up lots of computer simulation time
- Does NOT tell much about:
 - Margins over PVT (Process, Voltage, Temperature)
 - Useful frequency range of design
 - Why your circuit does not work

30-Nov-2009

DHN Integrated Circuit Design

14

Crystal Oscillator Transient Simulation Suggestions

- Select “Options” in Analysis→Choose “tran”
 - Use “traponly”
 - Set “maxstep” to ~1% of target period
- For fast starting, you may need to set an “initial condition” on the “1LC” node in the crystal model.
 - In ADE window: Simulation→Convergence Aids... opens “Select Initial Condition Set”
 - Set voltages so some current flows through the inductor.

30-Nov-2009

DHN Integrated Circuit Design

15

Crystal Oscillator Transient Simulation Suggestions (cont)

- I like to use the “Enable” input to start the simulation with the oscillator “off”, and then turn it “on”.
- Some have used a pulsed current source across the crystal to start.
- Turning on “transient noise” for the “tran” simulation can be useful if you want to start at DC “on” equilibrium, high Q.

30-Nov-2009

DHN Integrated Circuit Design

16


Crystal Specifications

- Typically, Crystal Manufacturers provide:
 - Fundamental or Overtone (Harmonic)
 - Target Frequency at a specified C_{LOAD}
 - Target Frequency accuracy (in ppm)
 - Maximum ESR (Effective Series Resistance)
 - Maximum C_{SHUNT}
 - Maximum Drive Level
 - Temperature Range, Δ ppm over temperature, or a plot of frequency versus temperature
 - Mechanical information for mounting to PWB
 - Other information pertinent to manufacturing such as soldering temperature information

Crystal Information


- Typical Data Sheets do **NOT** include:
 - All Crystal Equivalent Circuit Parameters
 - Q value or range
 - Any information about overtones for fundamental mode crystals
 - Any information about fundamental mode for overtone crystals
- Sometimes you can get more information by contacting the manufacturer.

Typical Crystal Model




Parameters: cshunt, fs1, esr1, and q1

Fundamental and 3rd Harmonic Crystal Model



Parameters: cshunt, fs1, esr1, q1, fs3, esr3, and q3

Crystal Impedance




30-Nov-2009

DHN Integrated Circuit Design

21

Crystal Reactance




30-Nov-2009

DHN Integrated Circuit Design

22

Crystal Reactance



30-Nov-2009

DHN Integrated Circuit Design

23

Crystal Tuning

- Crystals are “Tuned” to a particular frequency tolerance for a specified Cload.
 - Can be “Series” tuned or “Parallel” Tuned
 - Since a Gate oscillator works in the “Parallel Resonance” region, you normally want “Parallel Tuned” crystals

30-Nov-2009


DHN Integrated Circuit Design

24


Crystal C_{LOAD}

- C_{LOAD} specification:
 - Represents tuning fixture capacitance plus added parallel capacitance across crystal.
 - Larger C_{LOAD} provides better immunity (less frequency pulling) due to your board and package parasitic capacitances
 - Smaller C_{LOAD} provides:
 - Lower power dissipation inside crystal
 - Better ability to tweak frequency with trimmer cap.
 - More tuning range with a tuning varactor.

Reactance Plot with C_{LOAD}



Reactance Plot with C_{LOAD}



Crystal Equations

$$F_L = F_S \left[\frac{C_1}{2(C_0 + C_{LOAD})} + 1 \right]$$

F_L = Parallel Load Resonant Frequency (MHz)

F_S = Series Resonant Frequency (MHz)

C_1 = Motional Capacitance (pF)

C_0 = Shunt Capacitance (pF) (i.e. cshunt)

C_{LOAD} = Load Capacitance (pF)

C_{LOAD} in Oscillator Circuit

$$C_{LOAD} = C_{PAR} + \frac{C_{LOAD1} C_{LOAD2}}{C_{LOAD1} + C_{LOAD2}}$$


C_{PAR} is the effective capacitance due to your PWB and IC package. You can also separate your parasitic capacitance into between the two paths and from each path to ground.

For $C_{LOAD1} = C_{LOAD2}$, $C_{LOAD2} \approx 2 C_{LOAD}$


Crystal ESR

- ESR = Effective Series Resistance
 - Can be different at different “Drive Levels”
 - Can change if crystal is over driven
 - Often 1/5th the Max. specified
 - For very low drive levels, the ESR can be much higher → Start up margin required
- Crystal RLC Model is a MODEL,
 - there are no such components hidden inside the package.


GM Cell Oscillator (Ideal)



ADE Window for GM Cell Oscillator



Setting up stability analysis



Narrow Range

Lots of Points


30-Nov-2009

DHN Integrated Circuit Design

33

GM Cell Oscillator (Ideal)

Select Desired probe




30-Nov-2009

DHN Integrated Circuit Design

34

GM Cell loopGain Output Set Up




30-Nov-2009

DHN Integrated Circuit Design

35

Using Calculator set up dB and phase of loopGain




30-Nov-2009

DHN Integrated Circuit Design

36

GM Cell LoopGain Plot



30-Nov-2009


DHN Integrated Circuit Design

37

Getting dB and phase of loopGain

Gain margin = -20.7279 dB at frequency = 25.0047 MHz.

Notice from spectre at freq = 25.06 MHz during STB analysis 'stb'.
No phase margin. Gain starts below 0 dB.




30-Nov-2009

DHN Integrated Circuit Design

38

Getting dB and phase of loopGain (In ADE Window: Tools→Results Browser)




30-Nov-2009

DHN Integrated Circuit Design

39


Gain Margin of GM Cell Oscillator



30-Nov-2009

DHN Integrated Circuit Design

40




Only +j region shown, -j region is reflection about real axis at j0

30-Nov-2009

DHN Integrated Circuit Design

41

Negative Resistance Test Bench



$$s C_1 v_1 + i_t = 0 \quad \rightarrow \quad v_1 = - \frac{i_t}{s C_1}$$

$$-g_m v_1 + i_t - s C_2 v_2 = 0$$

$$\left(-\frac{g_m}{s C_1} + 1 \right) i_t = s C_2 v_2 \quad \rightarrow \quad v_2 = \frac{\left(1 + \frac{g_m}{s C_1} \right)}{s C_2} i_t$$


$$Z_{in} = \frac{v_2 - v_1}{i_t} = \frac{s (C_1 + C_2) + g_m}{s^2 C_1 C_2} = - \frac{g_m + j \omega (C_1 + C_2)}{\omega^2 C_1 C_2}$$

30-Nov-2009

DHN Integrated Circuit Design

42

Negative Resistance Test Bench with feedback resistor added




$$Z_{in} = \frac{v_2 - v_1}{i_t} = \frac{s (C_1 + C_2) + g_m}{s^2 C_1 C_2 + s (C_1 + C_2)/(C_2 R_f) + g_m/R_f}$$

30-Nov-2009

DHN Integrated Circuit Design

GM Cell Negative Resistance




30-Nov-2009

DHN Integrated Circuit Design

44

GM Cell Negative Resistance




30-Nov-2009

DHN Integrated Circuit Design

45

Gate Oscillator Negative Resistance




30-Nov-2009

DHN Integrated Circuit Design

46

Gate Oscillator Negative Resistance




30-Nov-2009

DHN Integrated Circuit Design

47

Gate Oscillator Negative Resistance



30-Nov-2009

DHN Integrated Circuit Design

48

Gate Oscillator Negative Resistance

Rules of Thumb:

- Desirable: The absolute value of the negative resistance should be 10X the maximum ESR.
- Essential: The absolute value of the negative resistance must be 5X the maximum ESR.
 - Applies to your worst PVT corner

Gate Oscillator Negative Resistance

Why????

- Potential for low amplitude oscillation
 - No “digital” output from cell
 - An “inverter” will always be near max. current
 - Insufficient drive level
 - Poor duty cycle if there is a “digital” output
- Potential for not oscillating at all

Negative Resistance versus Stability Analysis

Negative Resistance

- Covers a broad range of frequencies
- Can infer start up/oscillation from
 - Max. C_{LOAD}
 - Max. ESR

Stability Analysis

- Gives margin for specific crystal models
- Must run all PVT for each crystal model
 - Lots more simulations

Strategy: Do a significant amount of your design work using Negative Resistance first, run Stability and Transient simulations after your design is stable.

Transient Simulations needed for

- Determining or verifying your output duty cycle to core specification
- Average Power draw from the supplies
- Signal Amplitude at terminals
- Crystal Drive level

I usually use a reduced Q (400 to 1000) to lessen simulation time required. The lowered Q provides accurate information for the above parameters.


Crystal Oscillator Cell General Requirements

Although the primary function is to provide a digital output signal based on a crystal based oscillator, two other functions are highly desirable:

- Power Down to a near zero power drain condition
- The ability to drive a signal into the IC core using an ATE source instead of a crystal

Gate Oscillator Internals

1) Basic CMOS Inverter




Advantage: Transconductance is sum of P1 and N1

Drawback: Transconductance and Power vary widely over PVT

Gate Oscillator Internals

2) NMOS Inverter



Advantage: Transconductance and Power more controlled over PVT
 Drawback: Must design low power Bias Generator that reduces PVT sensitivity.


Many Other Options

- In published literature, GM cell based approaches have been used.
- Amplitude limiting or a form of AGC can be added to control amplitude of oscillation and drive level
 - AGC dynamics are tricky due to high Q of crystal
- Getting a low power design requires a more effective way to get large transconductance than the two circuits shown in the previous slides.

Special Situations Overtone Oscillators

- Require a “trap” to prevent oscillating at the fundamental.
 - An extra inductor is needed outside IC
 - Helps by improving negative resistance at the higher frequency

Overtone Oscillator




$$C_{trap} > C_{load2}$$

$$L_{trap} = 0.028 * (C_{load2} + C_{trap}) / (F_{osc} * F_{osc} * C_{load2} * C_{trap})$$

$$C_{trap} = 0.028 * C_{load2} / (F_{osc} * F_{osc} * C_{load2} * L_{trap} - 0.028)$$

Overtone Oscillator Negative Resistance




$$C_{trap} > C_{load2}$$

$$L_{trap} = 0.028 * (C_{load2} + C_{trap}) / (F_{osc} * F_{osc} * C_{load2} * C_{trap})$$

$$C_{trap} = 0.028 * C_{load2} / (F_{osc} * F_{osc} * C_{load2} * L_{trap} - 0.028)$$

Overtone Oscillator

Negative Resistance Curves with and without 30MHz trap



Special Situations “32kHz” Oscillators

- Sub 100kHz oscillators
 - Need a much larger effective feedback resistor
 - Perhaps open loop biasing
 - Tend to be much larger cells physically than MHz range designs
 - Transistor Area is small
 - Resistors take the most area
 - Capacitors the next most.
 - Low Power → Low Current → Large value bias resistors.

30-Nov-2009

DHN Integrated Circuit Design

61

The Oscillator that wouldn't stop

- The external crystal and two load capacitors are where the high current resonance is.
 - When the oscillator bias is turned off, XOUT dc drops to VSS level, but the oscillation (ringing) signal goes below VSS
 - NTUB resistors were used for ESD protection
 - The two NTUB resistors (output,input) created a lateral NPN transistor.

30-Nov-2009

DHN Integrated Circuit Design

62

The Oscillator that wouldn't stop (continued)

- Think of the lateral NPN as having its Emitter at XOUT, its collector at XIN, and its base at VSS:
 - Pulling the XOUT below ground turns on the transistor
 - The pull-up PMOS on XIN is not strong enough to dominate, so XIN voltage is pulled to a near normal value, putting the Inverter in an active gain situation, sustaining the oscillation.

30-Nov-2009

DHN Integrated Circuit Design

63

The Oscillator that wouldn't stop (continued)

- Using an external resistor R_{DAMP} in the XOUT path limited the emitter current for the parasitic lateral NPN transistor.
 - Now the oscillator stopped as intended.
 - Layout of cell was modified to separate and guard ring NTUB resistors for future designs in that technology.
 - My preference is to use wide poly resistors instead of NWEELL/NTUB resistors if possible for the ESD resistors.

30-Nov-2009

DHN Integrated Circuit Design

64

The Oscillator that ran at 240MHz

- The PWB design was very concerned about skew of his digital bus signals
 - Gave those signals top routing priority
 - Resulted in crystal being placed about 3" from IC
- The inductance of the paths created an LC tank that oscillated instead of the intended crystal oscillation
 - Fixed by cutting path and bridging cut with a resistor to kill the Q of the unwanted tank

30-Nov-2009

DHN Integrated Circuit Design

65

The Oscillator that wouldn't start

- Initially, looking at the crystal signals, appeared to be just low level noise
- Further investigation revealed about a 900MHz oscillation.
- Layout was much better than previous case, but vias in the PWB paths to the crystal added capacitance and inductance
- A resistor to kill the Q of the parasitic inductance solved the problem

Moral: Always provide space for R_{DAMP} on PWB.

30-Nov-2009

DHN Integrated Circuit Design

66

My Post-layout simulation doesn't show any negative resistance


- Output buffer had several inverter stages
- At one point, there was a minimal cross over of the output of the third inversion stage to the XIN signal as I recall
 - In this design, the output buffer picked from the XIN to improve duty cycle
 - The inverters were scaled exactly as the one for the core oscillator
 - Caused a Miller multiplication of the capacitance, perhaps a factor ~1000
 - Shielded cross over to eliminate

30-Nov-2009

DHN Integrated Circuit Design

67

Board Level Methods



30-Nov-2009

DHN Integrated Circuit Design

68

Measuring Drive Level

Using a small resistor (RMEASURE) $\sim 1\Omega$ or a current probe in that path measure the ac current (rms) I_M

- The internal current through the ESR resistor should be $(1 + C_{shunt}/C_{load})$ larger.
- Drive Level = $ESR (1 + C_{shunt}/C_{load})^2 I_M^2$

Load is $\sim C_{load}^2/2$

Determining Design Margin

- Increase RMEASURE until the oscillator won't start up any more.
 - If the value is $\gg$ Max. ESR for your crystals, you have adequate margin.

Notes:

1. Don't use a wirewound potentiometer with lots of inductance
2. Be sure you don't add lots of inductance.
 - Perhaps use a surface mount resistor 2X Max. ESR

Board Level Considerations

1. Always layout your PWB to make provision for Rdamp.
2. The two capacitors to ground and the crystal are the primary resonant circuit
 - Keep very close together
 - Keep ground contact for capacitors together if possible
3. Keep the paths from package to crystal short ($<1''$ if possible with minimum of vias).

Conclusion

- Designing a robust crystal oscillator requires care and attention to details.
- Board Level components and layout are critical to successful design
- I write OCEAN scripts to:
 - Run through the Negative Resistance Curves and extract tables for Data Sheets
 - Run stability analysis over corners and crystal models
 - Run transient simulations as batch jobs
 - Sub-divided by process corner to get parallel effort