Power Distribution Network Design for High-Speed Printed Circuit Boards

Jun Fan

NCR Corporation

April 3, 2007

Outline

- Overview of PDN design in multi-layer PCBs
- Interconnect Inductance
- Individual Capacitor Values
- Capacitor Location
- Power/Ground Plane Pair
- Summary

PDN in a Multi-Layer PCB



April 3, 2007

Device Switching



J. L Knighten, B. Archambeault, J. Fan, et. al., "PDN Design Strategies: IV. Sources of PDN Noise," *IEEE EMC Society Newsletter*, Winter 2007, Issue No. 212, pp. 66-76.

RTP April 3, 2007

Current Supply and Power Bus Noise



PDN Design Objectives

- 1. Ensure charge supply for logic transitions
 - Enough capacitance to store charge
 - Enough charge readily available for short transitions
- 2. Minimize noise voltage distribution on the V_{CC} /GND plane pair
 - Low power bus impedance over frequency
 - Noise decoupling GND
 - Noise isolation



EMI

I/O line or cable

6

IC driver

d

 C_2

CC

GND

V_{CC}

EM

RTP April 3, 2007

PDN Design Issues in PCB

- Capacitor interconnects;
- Individual capacitor values and packaging forms;
- Number of capacitors needed;
- Capacitor placement:
- PCB stack-up;
- Power/ground plane pair geometry;
- Segmentation and isolation



PDN Charging/Discharging Hierarchy

Speed of charge delivery



Amount of charge available for delivery

> The planes can be regarded as a C only @ low frequencies

PDN Impedance Profile





Interconnect Inductance

- shall be minimized in any situation

Effect of Inductance

Inductance – impedes the flow of current (charge) to the load that will charge it to achieve a logic 1



Minimizing Interconnect Inductance





Individual Capacitor Values

- multiple values or maximum value? May not matter

$$f_{res} = \frac{1}{2\pi\sqrt{LC}}$$

Two Common SMT Decoupling Strategies

- Use an <u>array</u> of capacitor values:
 - This may be the best known approach and is very popular in the signal integrity design community (SI-LIST).
 - Rationale: to maintain a flat impedance profile below a target impedance over a wide frequency range
 - Typically a logarithmically spaced (10, 22, 47, 100, 220, 470nF, etc.) array of 3 values per decade.
- Use the <u>largest</u> capacitor value in the package size
 - This is less well-known, but a popular approach in the EMI design community
 - Rationale: to keep impedance as low as possible, less emphasis on a target impedance and a flat profile

Different Approaches : Comparison

- Approach A : values of decoupling capacitors logarithmically spaced, i.e. 3 values per decade : 10, 22, 47, 100, etc.
- Approach B : largest values of decoupling available in two package sizes, i.e., 0603 and 0402
- Approach B1 : largest values of decoupling available in one package size, i.e., 0402.



<u>Both</u> approaches can meet the design specs relative to the target impedance

RTP April 3, 2007



Capacitor Location

- could be important due to PCB geometry

Background



1.5V

3.3V

GND (

- Does capacitor location matter?
- How close is close?
- What if capacitors can't be placed close enough to the IC pwr/gnd pins?
- Is it worth sacrificing routing or using costly new technology in order to get capacitors closer?
- Need a way to facilitate engineering judgment



Location Affects Interconnect Inductance



April 3, 2007

Equivalent Circuit Model



J. Fan, et. al., ``Quantifying SMT decoupling capacitor placement in PC power bus design for multi-layer PCBs,'' *IEEE Transactions on Electromagnetic Compatibility*, Vol. 43, No. 4, 19 pp. 588-599, November 2001.

RTP April 3, 2007

Local Decoupling Effect – Frequency-Domain

Equivalent circuit at high frequencies



Local Decoupling Effect – Frequency-Domain





- Increasing series resonant frequency of decoupling capacitor
- Reducing impedance uniformly
 in a frequency-independent
 manner (approximately) for
 frequencies higher than the
 series resonant frequency

Local Decoupling Effect – Time-Domain

Equivalent circuit at early time (t≈0)



Local Decoupling Effect – Time Domain



Local Decoupling Effect – Charge Delivery



Estimating Local Decoupling Effect

Closed-form expressions derived from the radial transmission-line theory :

$$L_{2} = \frac{\mu_{0}d}{2\pi} \left[\ln\left(\frac{R_{equiv}}{r}\right) - 0.75 \right] H$$
$$k \approx \frac{\ln\left(\frac{R_{equiv}}{s+r}\right) - 0.75}{\ln\left(\frac{R_{equiv}}{r}\right) - 0.75}$$

 $\Delta |Z_{21}| (dB) \approx 20 \log_{10} \left| \frac{(1-k) + \frac{L_3}{L_2}}{1 + \frac{L_3}{I}} \right|$

accounting for fringing effect d – PWR/GND plane pair spacing r – via radius Requiv – equivalent radius of power bus s – spacing between two vias

For a rectangular power bus, I

$$R_{equiv} \approx \frac{a+b}{4}$$

assumption: vias are located close to the center of the planes

J. Fan, et. al., "Estimating the noise mitigation effect of local decoupling in printed circuit 25 boards," IEEE Transactions on Advanced Packaging, Vol. 25, No. 2, pp. 154-165, May 2002.

C. Wang, et. al., "An efficient approach for power delivery network design with closed-form expressions for parasitic interconnect inductances," IEEE Transactions on Advanced April 3, 2007 Packaging, Vol. 29, No. 2, pp. 320-334, May 2006.

RTP

Design Implications

RTP



J. L Knighten, B. Archambeault, J. Fan, et. al., "PDN Design Strategies: II. Ceramic SMT Decoupling Capacitors – Does Location Matter?," IEEE EMC Society Newsletter, Issue No. 27 207, Winter 2006, pp. 56-67. April 3, 2007

Design Implications

The ratio of L₃/L₂

- A good indicator of the ability of a power bus to support local decoupling
- The lower, the better
- Can be greatly increased by even very short trace length from via to pad

PWR/GND pair		L_3/L_2 with no	L_3/L_2 w/extra 100 mil trace	L_3/L_2 w/extra 200 mil trace	L_3/L_2 w/extra 300 mil trace
thickness	L ₃ ' (nH)	trace	length	length	length
10 mils	1.66	6.75	9.13	11.50	13.88
35 mils	0.92	1.29	1.98	2.67	3.36



Design Implications





Power/Ground Plane Pair

- thin is always better

Impedance of the Power/Ground Plane Pair



C. Wang, et. al., "An efficient approach for power delivery network design with closed-form expressions for parasitic interconnect inductances," *IEEE Transactions on Advanced Packaging*, Vol. 29, No. 2, pp. 320-334, May 2006.

RTP April 3, 2007

Power Bus Thickness Effects on Decoupling



April 3, 2007

Power Bus Thickness Effects on Decoupling



Power Bus Thickness Effects on Decoupling



Effect of Typical Laminates on Decoupling



Embedded capacitance (thin laminate) has superior electrical performance

RTP April 3, 2007

Summary

- Interconnect inductance shall be minimized in any situation: inductance limits the effectiveness of decoupling
- Individual capacitor values may not matter: using an array of capacitor values or the largest value in a package size meets design specifications
- Capacitor location could be important due to PCB geometry: thin power bus structures (< 10 mils) usually result in a larger L_3/L_2 value; thus capacitor location is relatively unimportant. Thick power bus structures usually result in a smaller (L_3/L_2) value, and capacitor placement can be an important design factor
- Thin power/ground plane pair is always better: low impedance and high charge availability