# Fundamentals of Signal and Power Integrity

**Christian Schuster** 

Distinguished Lecturer for the IEEE EMC Society 2012-13

Institute of Electromagnetic Theory Hamburg University of Technology (TUHH)





# Acknowledgements



Renato Rimolo-Donadio, Xiaomin Duan, Sebastian Müller, Miroslav Kotzev, Heinz-Dietrich Brüns



Young Kwark, Xiaoxiong Gu, Mark Ritter, Bruce Archambeault, Dale Becker, Thomas-Michael Winkel, Hubert Harrer

... and many others!





#### Abstract

This presentation will give an introduction to the fundamentals of signal and power integrity engineering for high-speed digital systems with a focus on packaging aspects. The presentation is intended for an audience that has little or no formal training in electromagnetic theory and microwave engineering.

Topics that will be addressed include lumped discontinuities, transmission line effects, crosstalk, bypassing and decoupling, via and power plane effects, return current issues, and measurement techniques for Gbps links.

More information on current research projects at the Institute of Electromagnetic Theory can be found at:

#### http://www.tet.tu-harburg.de/













Signal Transmission Issues:

Attenuation, Reflection, Dispersion, Interference, Crosstalk







Signal Transmission Issues:

Attenuation, Reflection, Dispersion, Interference, Crosstalk







#### **Power Delivery Issues:**

Voltage Drop, Switching Noise, Crosstalk







**Power Delivery Issues:** 

Voltage Drop, Switching Noise, Crosstalk







Electromagnetic Compatibility Issues:

Near Field Coupling, Radiated Emissions







Electromagnetic Compatibility Issues:

Near Field Coupling, Radiated Emissions





# **SI + PI + EMC = "Electrical Integrity"**



# Outline

- (1) Hamburg and TUHH
- (2) Signal Integrity
- (3) Power Integrity
- (4) Vias and Return Currents
- (5) Measurement Techniques
- (6) Wrapping Up





# (1) Hamburg and TUHH











# Hamburg University of Technology

Founded 1978 Approx. 5000 Students Approx. 100 Faculty Members







# Hamburg University of Technology





Flensburg

Rellingen

Halstenbe

Pinneberg

Norderstedt

B432

Bar

Ahrensburg

B404

Trittau

Hoisdorf Lütjensee

Geesthacht Marschacht

Großhansdorf

Lübe

Naturschutzgebiet Duvenstedter Brook

**Downtowr** 



#### What We Do at TUHH



Maxwell's Equations

Printed circuit board layout





# (2) Signal Integrity





# **Electrical Integrity of Digital Systems**



Christian Schuster - 19

# **Packaging of Digital Systems**







# **Packaging of Digital Systems**







#### **Effect of Interconnects**

The *ideal interconnect* will simply delay the signal:



Any <u>real interconnect</u> will additionally change timing and amplitude:







### **Effect of Interconnects**

The deviations in timing and amplitude are in general called:



2 Amplitude noise or simply: NOISE





# **Signal Bandwidth**







# **Maintaining Signal Integrity**

- 1. Match terminations
- 2. Manage discontinuities
- 3. Reduce Coupling
- 4. Limit attenuation
- 5. Equalize signals





Let's use the following interconnect (link) model:







# **Transmission Lines in Digital Systems**

#### Microstrip Line



$$\underline{Z}_{0} \approx \frac{87\Omega}{\sqrt{\varepsilon_{\rm r} + 1.41}} \cdot \ln\left(\frac{5.98 \cdot h}{0.8 \cdot w + t}\right)$$

(h = height of dielectric, w = conductor width, t = conductor thickness)

#### Stripline (symmetric)



$$\underline{Z}_{0} \approx \frac{60\Omega}{\sqrt{\varepsilon_{\rm r}}} \cdot \ln\left(\frac{1.9 \cdot h}{0.8 \cdot w + t}\right)$$

(h = height of dielectric, w = conductor width, t = conductor thickness)





Dielectric



# **Transmission Lines in Digital Systems**

- Typical trace length ≈ 5 – 75 cm
- Velocity of propagation ≈ 150 000 km/s
- Operating frequency ≈ 5 GHz
- Corrsponding wavelength ≈ 3 cm

up to 25 wavelengths on a trace!



Printed circuit board layout





Let's use the following interconnect (link) model:





















input acceptance



TL transfer function

load transmission

load reflection











$$\Rightarrow \quad \frac{\underline{u}_2}{\underline{u}_0} = \frac{\underline{a} \cdot \underline{H} \cdot \underline{t}_{\mathrm{L}}}{1 - \underline{H}^2 \cdot \underline{r}_{\mathrm{L}} \cdot \underline{r}_{\mathrm{S}}} = ??$$







$$\underbrace{\underline{Z}_{L} = \underline{Z}_{0}}_{\underline{U}_{0}} \rightarrow \underbrace{\underline{u}_{2}}_{\underline{U}_{0}} = \underline{a} \cdot \underline{H} \qquad \underbrace{\underline{Z}_{S} = \underline{Z}_{L} = \underline{Z}_{0}}_{\underline{U}_{0}} \rightarrow \underbrace{\underline{u}_{2}}_{\underline{U}_{0}} = \frac{1}{2} \cdot \underline{H}$$





EEE


# **Effect of Terminations**



- 1  $\underline{Z}_{s} = 10\Omega, \ \underline{Z}_{0} = 50\Omega, \ \underline{Z}_{L} = 1k\Omega$ zero losses
- **2**  $\underline{Z}_{s} = 50\Omega, \ \underline{Z}_{0} = 50\Omega, \ \underline{Z}_{L} = 100\Omega$ zero losses
- **3**  $\underline{Z}_{s} = 50\Omega, \ \underline{Z}_{0} = 50\Omega, \ \underline{Z}_{L} = 50\Omega$ zero losses
- 4  $\underline{Z}_{s} = 100\Omega, \ \underline{Z}_{0} = 50\Omega, \ \underline{Z}_{L} = 100\Omega$ zero losses
- **5**  $\underline{Z}_{s} = 10\Omega, \ \underline{Z}_{0} = 50\Omega, \ \underline{Z}_{L} = 1k\Omega$ non-zero losses
- **6**  $\underline{Z}_{s} = 50\Omega, \ \underline{Z}_{0} = 50\Omega, \ \underline{Z}_{L} = 50\Omega$ non-zero losses





(all lines have a delay of 0.1 ns)

# **Matching Terminations**

- → Check your interconnect length  $(2 \cdot T_D > T_R)$ !
- → Check your interconnect impedance!
- → Match receiver input impedance!
- → Match transmitter output impedance!







### **Real World Interconnect (Link)**



The technology is typically CMOS with the links being voltage mode, unidirectional, serial, point-to-point, and source-synchronous. For improved bandwidth equalization is typically used in the Tx, Rx, or both.





# **Packaging of Digital Systems**







#### **Effect of Lumped Discontinuities**



### **Effect of Lumped Discontinuities**



# **Effect of Lumped Discontinuities**

- → Attenuation of high frequency signal components
- → "Slowing down" of the edges of a digital signal





F

#### **Effect of Distributed Discontinuities**



1 inch, 45 Ohm mismatched transmission line at  $c_0$  /2



Frequency Response (Scattering Parameters)





#### **Overall Effect of Discontinuities**



# **Managing Discontinuities**

- ➔ Avoid them!
- → Check their impact!
- → Minimize them (± 10 Ohm around 50 Ohm)!
- → Compensate them (difficult)!
- → Concentrate on the "bottleneck!







# **Packaging of Digital Systems**







Consider two transmission lines in close proximity:







Consider two transmission lines in close proximity:



NEXT = Near End Crosstalk (sum of ind. and cap. crosstalk) FEXT = Far End Crosstalk (difference of ind. and cap. crosstalk)





For weak coupling ( $k_{L,C} \le 0.25$ ) it is found approximatively:



For <u>weak coupling</u> ( $k_{L,C} \le 0.25$ ) it is found approximatively:

$$U_{\text{max}}^{\text{NEXT}} = \begin{cases} \frac{k_{\text{C}} + k_{\text{L}}}{2} \cdot \frac{T_{\text{D}}}{T_{\text{R}}} \cdot U_{\text{max}}^{\text{INPUT}} & (T_{\text{D}} < 0.5 \cdot T_{\text{R}}) \\ \frac{k_{\text{C}} + k_{\text{L}}}{4} \cdot U_{\text{max}}^{\text{INPUT}} & (T_{\text{D}} > 0.5 \cdot T_{\text{R}}) \end{cases}$$
$$U_{\text{max}}^{\text{FEXT}} = \frac{k_{\text{C}} - k_{\text{L}}}{2} \cdot \frac{T_{\text{D}}}{T_{\text{R}}} \cdot U_{\text{max}}^{\text{INPUT}} \end{cases}$$

It should be noted that these formulas do not take into account losses on the lines or reflections from load mismatches.





# **Example for Coupling Coefficients**

For two thin wires above infinite ground one can find:





EEE

# **Reducing Coupling**

- → Increase line separation!
- → Decrease distance to ground!
- → Balance capacitive and inductive coupling!
- ➔ Increase rise time!
- → Reduce coupling length!
- → Use differential signaling!







## **Differential Signaling**





#### In a **SINGLE-ENDED** link

there is a common (global) reference against which the signal is measured ("ground").

#### In a **DIFFERENTIAL** link

the reference is the negative of the signal itself (which has to be transmitted as well).





# (3) Power Integrity





# **Electrical Integrity of Digital Systems**





#### **Effect of Common Power Delivery**



#### **PDN = Power Delivery Network**





#### **Effect of Common Power Delivery**





# **Maintaining Power Integrity**

- 1. Decrease PDN impedance
- 2. Add decoupling
- 3. Add even more decoupling
- 4. Use several power supplies
- 5. Use on-chip VRMs





#### **PDN Elements**



**Power/Ground Planes** 





#### **PDN Impedance**

In frequency domain the standard PDN model looks like this:







#### **PDN Impedance**

A typical maximum ripple for ditigal systems is:

EEE

$$\frac{\Delta u_{\text{max}}}{u_0} = \text{maximum ripple} \le 5\% \text{ to } 10\%$$

With a 10% value the following numbers can be obtained for applications ... of the early 1990'ies: ... of 2000 and on:

$$u_{0} = 5.0 \text{ V}$$

$$i_{avg} = 1 \text{ A}$$

$$u_{0} / i_{avg} = 5.0 \Omega$$

$$P_{avg} = 5 \text{ W}$$

$$U_{0} / i_{avg} = 0.01 \Omega$$

$$P_{avg} = 144 \text{ W}$$

$$Z_{Target} = 0.5 \Omega$$

$$U_{0} / i_{avg} = 0.01 \Omega$$

$$P_{avg} = 144 \text{ W}$$

$$Z_{Target} = 0.001 \Omega = 1 \text{ m}\Omega \text{ !}$$



#### **PDN Impedance**

Is 1 m  $\Omega$  hard to achieve? How about 10 m  $\Omega$ ? Let's see ...

#### Example:

The PDN consists of a simple copper wire of 2 mm radius in theform of a flat rectangle with side lengths of 5 cm and 1 cm, respectively.

$$\rightarrow |\underline{Z}_{PDN}| = \sqrt{R^2 + (\omega L)^2}$$

with 
$$R \approx 0.7 \text{ m}\Omega$$
  $L \approx 40 \text{ nH}$ 

It turns out that 10 m $\Omega$  cannot be maintained beyond 40 kHz!





## **Decreasing PDN Impedance**

- → Use adequate copper cross sections!
- → Avoid big current loops!
- → Use power/ground planes!
- → Provide enough power/ground pins!
- → Decouple!







Based on the simple example from before:



... we ask what a so called "decoupling" or "bypass" capacitor does:



Heuristic explanation:



**Frequency domain:** Beyond the resonance frequency the capacitor decouples the part of the PDN that lies "left" of him, i.e. the IC sees only the impedance of the capacitor.

**Time domain:** The capacitor stores charges close to the IC that can become currents needed for fast switching. It is like a "small battery".





While being beneficial at higher frequencies decoupling increases the PDN impedance in the vicinity of the resonance frequency:

$$\omega_0 = \frac{1}{L} \cdot \sqrt{\frac{L}{C} - R^2} \qquad (L/C \ge R^2)^*$$

$$\rightarrow \underline{Z}_{\text{PDN}}(\omega_0) = \frac{1}{R} \cdot \frac{L}{C} \ge R$$

Hence, increasing the "damping" (by increasing R and/or reducing L/C) can be helpful:







# **Real Word Decoupling Capacitors**

Unfortunately, there is no ideal capacitor available in the real world!



*R* is also is called the **EQUIVALENT SERIES RESISTANCE** (ESR) and *L* the **EQUIVALENT SERIES INDUCTANCE (ESL)**.

As a consequence any real world capacitor behaves approximately like an inductor beyond its resonance frequency:

$$\omega_0 = 1/\sqrt{LC}$$





#### **More Decoupling**







#### **Power/Ground Planes**

Power/ground planes serve multiple purposes at the same time:

- → easy access to power and ground domains for mounted components
- → a "natural" decoupling capacitor for PDN improvement
- → return current paths, i.e. they serve as reference conductors
- → shielding between different signal layers, i.e. they reduce crosstalk
- → containment for internal EM fields, i.e. reduce EM emission







#### **Power/Ground Planes**

... they do show a resonant behavior:


### **Power/Ground Planes**

The resonance frequencies are given by:

$$f_{mn} = \frac{c_0}{\sqrt{\mu_{\rm r}}\varepsilon_{\rm r}} \sqrt{\left(\frac{m}{2a}\right)^2 + \left(\frac{n}{2b}\right)^2} \qquad (m, n = 0, 1, 2, ...)$$



Examples of standing wave patterns on a rectangular power/ground plane pair.





# **Adding Decoupling**

- → Determine your target impedance!
- → Determine your operating frequency range!
- ➔ Provide decoupling at all levels/frequencies!
- → Use parallel decoupling to reduce ESR/ESL!
- → Be wary of resonances!







# (4) Vias and Return Currents





### **The Problem With Vias**







### A "Physcis-Based" Model for Vias







# Where Do We Zpp Get From?



# **Including Striplines**



Modal decomposition: find suitable transformation matrices to diagonalize MTL equations





# **Including Striplines**



R. Rimolo-Donadio, H. D. Brüns, C. Schuster, "Including Stripline Connections into Network Parameter Based Via Models for Fast Simulation of Interconnects," International Zurich Symposium on Electromagnetic Compatibility, Switzerland, Jan. 12-15, 2009





# **Stacking the Deck**



R. Rimolo-Donadio et al., "Physics-based via and trace models for efficient link simulation on multilayer structures up to 40 GHz", *IEEE Trans. Microw. Theory and Techn.*, vol. 57, no. 8, p.p. 2072-2083, August 2009.





# **Comparison with Full-Wave Results**



### **Comparison with Measurements**



### **Comparison with Measurements**







# **Investigation of Via Return Currents**

Effect of number of ground vias:







# **Investigation of Via Return Currents**



# (5) Measurement Techniques





### **Multiport Vector Network Analysis**



Agilent Vector Network Analyzer 8364C with 12-port extension at Institute of Electromagnetic Theory (TUHH)

12 ports

Bandwidth 10 MHz – 50 GHz Electronic calibration module Advanced calibration software





### **Common Surface Launches**



# ... but vias are usually a high frequency bottleneck !





### The Recessed Probe Launch (RPL)



No access vias



 $\rightarrow$  probes closer to the structure under test







### **RPL Error Box Extraction**



Error boxes of RPLs from TRL calibration

(thru = 90 mil long, line = 220 mil long)





### **Problems with Via Arrays**



#### ... many vias at tight pitch!





### **The Interposer Concept**



#### Signal pitch conversion from ~1 cm to ~1 mm & easy multiport access





93

### **Typical Measurement Set-up**





### **Interposer Prototype**



Hardware courtesy of IBM YKT (Y. Kwark)

#### Clamping and pressure plates





### **Application to Link Measurement**



Hardware courtesy of IBM YKT (Y. Kwark)





# (6) Wrapping Up





# **Electrical Integrity of Digital Systems**







# **Electrical Integrity of Digital Systems**

The basic goals of EMC, SI, and PI for an electrical system are complementary to each other.

- → SIGNAL INTEGRITY: insure acceptable quality of signals within
- → POWER INTEGRITY: insure acceptable quality of power delivery within
- → EMC: insure acceptable level of interference with the outside





### **Contact Information**

Prof. Dr. sc. techn. Christian Schuster

Institut für Theoretische Elektrotechnik Technische Universität Hamburg-Harburg Harburger Schloss Str. 20 21079 Hamburg, Germany

Tel: +49 40 42878 3116 WWW: http://www.tet.tu-harburg.de/ E-Mail: schuster@tu-harburg.de



