2012 ISSCC
Analog Paper Highlights

Matt Felder
ISSCC Statistics

• 628 submissions and 202 accepted papers
• 28 Sessions
• Attendance of 3,003 holding steady from last yr
Analog Paper Statistics

• The median analog design node is 0.13μ
• 5 analog papers in 22-45nm
• Not including RF or power converters here
ISSCC Themes / Trends

- Quantization in time used extensively because it scales well in advanced processes
- Ring Oscillators used for everything (scale nicely)
- Not one DT Sigma-Delta presented, indicating perhaps that this has matured and is less favorable in advanced processes
- However, resolution is limited in CT ADCs, nothing above 14 bit resolution this year
- Two-stage (coarse/fine) conversions used for better power vs performance
- Noise shaping everywhere... it’s not just for SigmaDelta ADCs anymore
- Extensive complexity opening new market opportunities (0.0001°C accurate temp sensor)
1.1 Flash Memory – The Great Disruptor

Eli Harari of SanDisk

- Flash memory cost dropped 50,000X in 20 yrs
1.3 Yoichi Yano of Renesas
1.4 David Perlmutter of Intel

32nm Planar FET  22nm Tri-Gate FET

Transistor Gate Delay (normalized)

Operating Voltage (V)
6.5 160uA Biopotential Acquisition ASIC

Nick Helleputte IMEC

Integrated 1.2nF AC coupling caps with digital cap trim for 120dB CMRR

4.5Ω switched cap resistor for HPF

Positive feedback “bootstrap” loop used to compensate for parasitic impedances, increases input to >1GΩ

Sub-VTH bias control on FET caps allow 0.2fF trim step size

Similar idea used in some modern DXO designs
6.5 Continued

• Total of 6 1.2nF HPF caps consume 5.1mm²
• 0.18μ process with 2fF/μm² MIM caps
Evening Sessions

- Paper presentations from 8:30am – 5:30pm
- Evening sessions run 8pm-10:30pm
- Very long days, but evening sessions not to be missed!
- “Technologies that could change the World”
- “Little Known Features of Well Known Creatures”
- Unfortunately no slides published from these sessions
Presenters in ES3
Technologies that could change the World

• Aaron Partridge – MEMs oscillators
• Kofi Makinwa – Thermal Diffusivity Sensors
• Michael Perrot – VCO based Quantizers
• Yannis Tsividis – Continuous Time DSPs
• Georges Gielen – Analog Synthesis
Aaron Partridge of SiTime Silicon Oscillators

- Compelling case made for replacing majority of XTALs
- Short lead time for any frequency at 1ppm accuracy
- 10X better failure rate an XTALs
- Vibration spur 25dB lower than XTAL
- EMI Interference 3-40X lower than XTAL
- Lower COGs than complete XTAL oscillator solutions
- Phase noise <0.7pS
- 0.5ppm accuracy over -40C to 90C
- Units shipped doubled every year for 5 yrs, 50M in 2011
- ~10B total XTAL unit market
SiTime Discussion Continued

• Surprisingly complex PLL and temperature correction circuitry needed
• LOTS of work for a “4-pin part that produces a square wave”
• “Engineers make small contributions that are multiplied countless times”
• One recurring theme from this ISSCC... extraordinary complexity when applied to the right applications can open new market opportunities
Kofi Makinwa
Thermal Diffusivity Temperature Sensors

• BJT Temp sensor +/-0.15°C accuracy with 1 trim
  – Doesn’t scale well at low voltages
  – Sensitive to doping variation and package stress
• Heat diffusion is a mechanical process
  – Phonons rather than electrons
• Exploit strengths of CMOS
  – Lithography space control is excellent, Si Diffusivity well defined, timing accuracy is good
• Accuracy of Diff. Sensor scales with process
  – In 0.18u get 0.2°C accuracy without trim!
  – Should compete with BJT sensor at 45 or 32nm node
• Paper 11.5 extends prior work by getting rid of accurate frequency reference-- compares diffusivity of Si to SiO₂
Michael Perrot - VCO Quantization

- Mismatch and offset insensitive compared to conventional quantizers
- Noise shaping of mismatch errors due to barrel shift in ring oscillator output phases
- Scales well with process
- Non-linear voltage to frequency conversion is biggest hurdle
- Many techniques have been used to improve this limitation
Uniform sampling is overkill in some applications
Level crossing sampling can be more efficient
No quantization noise floor, only harmonics
No aliasing (no Nyquist frequency)
Dynamic power scales with signal activity
Output reacts immediately to signal (no sample delay)
[reference paper at conf.]
11.6 Temperature-to-Digital Converter for MEMS Oscillator with 0.5ppm stability
M. Perrot    Masdar UAE, SiTime

- Without compensation MEMs osc error is -31ppm/°C
- Current state-of-art compensated MEMs osc has 10ppm stability from -40C to 85C
- This work improves this to 0.5ppm (20X)
- Thermistor based detector is ~10X more sensitive than a diode based detector (1.6mV/°C)
- Noise lower than 0.00016Kelvin in 5Hz BW (also 20X improvement from best known)
11.6 Cont.  MEMs oscillator circuit

- 5th order polynomial correction with 5-10 temperature trims
11.6 Cont.  TDC Front End

- FB loop adjusts $R_{\text{ref}}$ to match $R_{\text{MEMS}}$ thermistor
- Uses interesting chopping and correlated double sampling method to reject amp 1/f noise and offset
- Uses switched biasing to disconnect Rf devices during measurement to remove their noise
- $R_{\text{ref}}$ implemented with switched capacitor
11.7 Temperature Sensor with Voltage Calibrated Inaccuracy of +/-0.15C

K. Souri  Delft

- Difficult to get better than 0.3C accuracy w/o multiple temperature trims which are slow and expensive
- Voltage calibration is MUCH faster and cheaper
- VBE and ΔVBE sampled simultaneously
- 2 step conversion
  - Fast SAR
  - Fine SigmaDelta
16.5 92% Efficiency Wide Input Range Switched C Converter Vincent Ng Berkley

- Great efficiency over wide voltage range
- Won’t work as well at lower input voltages
### 16.5 Continued

#### Table 16.5: Performance Comparison

<table>
<thead>
<tr>
<th></th>
<th>$V_{IN}$</th>
<th>$V_{OUT}$</th>
<th>$I_{OUT, pk}$</th>
<th>$\text{Eff}_{pk}$</th>
<th>$&gt;80% \text{ eff}$</th>
<th>$\text{tran}_{pe}$</th>
<th>$C_{IN}$</th>
<th>$C_{OUT}$</th>
<th>Others</th>
<th>$\text{PCB}$</th>
<th>$\text{Cost}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>This work</td>
<td>11V</td>
<td>1.5V</td>
<td>1A</td>
<td>92%</td>
<td>5mA-1A</td>
<td>30mV</td>
<td>12μF</td>
<td>110μF</td>
<td>10μFx8</td>
<td>20mm$^2$</td>
<td>$1$</td>
</tr>
<tr>
<td>SC TI '02</td>
<td>5V</td>
<td>1.5V</td>
<td>0.25A</td>
<td>85%</td>
<td>2-200mA</td>
<td>50mV</td>
<td>2.2μF</td>
<td>10μF</td>
<td>1μFx2</td>
<td>3.6mm$^2$</td>
<td>$0.1$</td>
</tr>
<tr>
<td>SC LTI '03</td>
<td>5V</td>
<td>1.5V</td>
<td>0.5A</td>
<td>60%</td>
<td>-</td>
<td>50mV</td>
<td>1μF</td>
<td>10μF</td>
<td>1μFx2</td>
<td>2.7 mm$^2$</td>
<td>$0.1$</td>
</tr>
<tr>
<td>buck NS '10</td>
<td>12V</td>
<td>1.5V</td>
<td>1A</td>
<td>83%</td>
<td>0.35A-1A</td>
<td>40mV</td>
<td>10μF</td>
<td>100μF</td>
<td>10μH</td>
<td>57 mm$^2$</td>
<td>$1$</td>
</tr>
<tr>
<td>buck LTI '09</td>
<td>12V</td>
<td>1.8V</td>
<td>1.5A</td>
<td>88%</td>
<td>20mA-</td>
<td>100mV</td>
<td>22μF</td>
<td>22μF</td>
<td>2.2μH</td>
<td>27 mm$^2$</td>
<td>$1.2$</td>
</tr>
<tr>
<td>buck FSC '08</td>
<td>12V</td>
<td>1.8V</td>
<td>2A</td>
<td>82%</td>
<td>0.4A-1.3A</td>
<td>500mV</td>
<td>10μF</td>
<td>22μF</td>
<td>15μH</td>
<td>57 mm$^2$</td>
<td>$1.7$</td>
</tr>
<tr>
<td>buck TI '11</td>
<td>12V</td>
<td>1.8V</td>
<td>2A</td>
<td>87%</td>
<td>40mA-2A</td>
<td>30mV</td>
<td>20μF</td>
<td>44μF</td>
<td>2.2μH</td>
<td>30 mm$^2$</td>
<td>$1.5$</td>
</tr>
</tbody>
</table>
21.9 Cap Coupled Chopper Amp with +/-30V Common-Mode Range & 160dB CMRR
Q. Fan Delft

- Cap coupling at input allows huge CM range
- High-side current sense amp measures DC current, so chopping used on HV side

Neat trick that HV choppers use NO HV devices or HV supply current for low power and area
Chopping signals are cap coupled too
21.9 Continued

- High CM voltage choppers using LV devices
- Cross coupled latch sets chopper common mode
27.1 14b 3/6GHz Current-Steering DAC in 0.18μ G. Engel Analog Devices

- Quad current-steering switches ensure matched glitches (reducing code-dependent switching activity) without throwing away signal current like RTZ
- NFET current sources on neg supply to avoid level shifting steering logic
- Interesting options for upsampling or mixing the DAC output
- Includes 2 1.5GHz 14b LVDS ports

<table>
<thead>
<tr>
<th>Power</th>
<th>600mW</th>
<th>@5GHz</th>
</tr>
</thead>
<tbody>
<tr>
<td>LTE signal ACLR</td>
<td>66dBc</td>
<td>@2.9GHz Fout</td>
</tr>
<tr>
<td>DOCSIS ACLR 150carriers</td>
<td>~52dBc</td>
<td>(upper 2nd channel)</td>
</tr>
<tr>
<td>SFDR</td>
<td>&gt;60dBc</td>
<td>&lt;500MHz</td>
</tr>
<tr>
<td>IMD</td>
<td>&gt;52dBc</td>
<td>To Nyquist</td>
</tr>
<tr>
<td></td>
<td>&gt;70dBc</td>
<td>&lt;500MHz</td>
</tr>
<tr>
<td></td>
<td>&gt;65dBc</td>
<td>To Nyquist</td>
</tr>
<tr>
<td>Full Scale Current</td>
<td>20mA</td>
<td>33mA MAX</td>
</tr>
<tr>
<td>DAC Core Area</td>
<td>2mm x 2mm</td>
<td></td>
</tr>
<tr>
<td>Die Area</td>
<td>5mm x 5.7mm</td>
<td></td>
</tr>
</tbody>
</table>

Figure 27.1.2: Double Data Rate (DDR) quad-switch function.
27.2 Ring Amplifiers for Switched-Capacitor Circuits  B. Hershberg  Oregon State

- Part of Dr. Moon’s group-- evolution of the zero-crossing-based switched cap designs in last few ISSCCs
- Like a 3 inverter ring oscillator with a dead zone

Figure 27.2.2: Settling behavior of Fig. 1 for a typical dead-zone size and charging
27.2 Continued

- Pipeline ADC with very good FOM built with Ring Amps as coarse charging device in first phase of split correlated level shifting amp scheme from Moon’s group in 2010

![Diagram of Pipeline ADC structure and first stage MDAC]
27.3 Dual-Path Pipelined ADC

Y. Chai  National Chiao Tung U

- Coarse amp has large swing output with low gain & speed
- Second fine amp stage settles accurately w/ small swing
- Amps are optimized separately for low power
- Effective DC gain is product of two stages

Fs=200MHz, SNDR=57dB, 5.37mW, 65nm, FOM=48fJ/step
27.5 1.7mW 11b 250MSPS Fully Dynamic Pipelined SAR ADC in 40nm
B. Verbruggen  IMEC

• 6bit coarse SAR and 7bit fine SAR
• With only dynamic power, energy per conv. step FOM is flat across large sample rate range

Paper 27.8 is another 2-step SAR
And 11.2 is a multi-step sigmadelta
27.6 90MSPS 11MHz BW Noise Shaped SAR ADC  J. Fredenburg  U. Michigan

- Add one extra cycle to SAR and leave residue on sample cap to include with next sample
- Add additional loop filter to increase noise shaping

\[ D_{OUT}(z) = -V_{IN}(z) + \frac{1}{1 + z^{-1}} [Q(z) + V_{N,COMP}(z)] \]

\[ D_{OUT}(z) = V_{IN}(z) + \frac{1 - \kappa_A z^{-1}}{1 + \kappa_A (\alpha_1 z^{-1}) + \kappa_A \alpha_2 z^{-2}} Q(z) \]
27.6 Continued

- Interesting concept, performance is good, but not stellar
- SNDR performance not really better than ideal 8b ADC with 4X OSR & no shaping
- Uses asynchronous timing
- DAC is 8b, OSR = 4
- FOM=35.8fJ/conv
- 65nm
27.7 Current-integrating SAR ADC
B. Kalki  IMEC

- Similar technique as is used in some LNA and discrete time mixer front ends
- Variable gain $G_{m_{in}}$ and sample charge instead of voltage
- Uses non-linear FET caps since dealing with $Q$ not $V$
- Passive amplification of $\sim 4x$ by changing bias of FET caps
27.7 Continued

- Free input sync filter with input GmC integration
ISSCC Themes / Trends

- Quantization in time used extensively because it scales well in advanced processes
- Ring Oscillators used for everything (scale nicely)
- Not one DT Sigma-Delta presented, indicating perhaps that this has matured and is less favorable in advanced processes
- However, resolution is limited in CT ADCs, nothing above 14 bit resolution this year
- Two-stage (coarse/fine) conversions used for better power vs performance
- Noise shaping everywhere... it’s not just for SigmaDelta ADCs anymore
- Extensive complexity opening new market opportunities (0.0001°C accurate temp sensor)
CT ADC Stuff (time allowing)
8.1 LC Bandpass $\Delta \Sigma$ with 70dB SNDR over 20MHz BW J. Harrison Broadcom

- Bandpass $\Delta \Sigma$ ADCs have historically shown ~10X lower FOM than lowpass ADCs
- This paper and next achieve very nice FOMs
- New insights about dominant noise sources

Uses odd simple inverter based feedback DACs rather than current sources claiming they have lower noise?
8.2 12mW CT BP $\Delta \Sigma$ with 58dB SNDR and 24MHz BW H. Chae U. Michigan

- High Q resonators with single amp
- Half power of Biquad resonators with same noise

65nm
Area=0.2mm$^2$
P=12mW
FOM= 0.385pJ/step
8.4 16mW 78dB SNDR 10MHz BW CT ∆Σ using Residue Cancelling VCO quantizer K. Reddy Oregon State

- VCO quantizer processes residue of the ADC$_F$ flash ADC
- This improves VCO linearity from ~40dB to 78dB
8.4 Continued

- VCO VtoF bandwidth normally limited by pole at Xp
- Bandwidth substantially extended using $C_F$ and $B_F$
- Feedforward branch to charge $C_{VCO}$
- $D_{KVCO}$ control bits tune the VCO gain

90nm process
0.36mm$^2$
21.1 0.3-to-1.2GHz Tunable 4\textsuperscript{th}-Order Switched \(g_mC\) Filter  M. Darvishi  U. Twente

• 4\textsuperscript{th} order filter created by subtracting 2 2\textsuperscript{nd} order filters
• Poly phase clocks used for center frequency shift

Figure 21.1.1: Subtracting the output voltage of two 2\textsuperscript{nd}-order BPFs with slightly different center frequency to create a 4\textsuperscript{th}-order BPF.
21.1 Continued

Filter rejection limited not by switch impedance, but by switch mismatch.

Figure 21.1.5: Measured tuneability of the filter and the filter characteristics w/wo +2dBm CW blocker at Δf=+50MHz from the center frequency.

<table>
<thead>
<tr>
<th>Type</th>
<th>Receiver</th>
<th>Receiver</th>
<th>Filter</th>
<th>Filter</th>
<th>Filter</th>
<th>Filter</th>
</tr>
</thead>
<tbody>
<tr>
<td>Technology</td>
<td>65nm</td>
<td>65nm</td>
<td>65nm</td>
<td>65nm</td>
<td>250nm</td>
<td></td>
</tr>
<tr>
<td>Center Frequency(GHz)</td>
<td>2.14</td>
<td>0.05-2.4</td>
<td>0.1-1</td>
<td>0.08</td>
<td>2.14</td>
<td>0.3-1.2</td>
</tr>
<tr>
<td>Order of filter</td>
<td>6</td>
<td>2</td>
<td>2</td>
<td>4</td>
<td>6</td>
<td>4</td>
</tr>
<tr>
<td>BW(MHz)</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Gain (dB)</td>
<td>+55&lt;sup&gt;k&lt;/sup&gt;</td>
<td>+70&lt;sup&gt;k&lt;/sup&gt;</td>
<td>-1</td>
<td>+2</td>
<td>0</td>
<td>-9</td>
</tr>
<tr>
<td>Ultimate Rejection (dB)</td>
<td>48&lt;sup&gt;d&lt;/sup&gt;</td>
<td>13&lt;sup&gt;f&lt;/sup&gt;</td>
<td>16&lt;sup&gt;c&lt;/sup&gt;</td>
<td>?</td>
<td>28</td>
<td>55</td>
</tr>
<tr>
<td>P&lt;sub&gt;1dB&lt;/sub&gt;(in-band)(dBm)</td>
<td>?</td>
<td>?</td>
<td>2</td>
<td>?</td>
<td>-13.4</td>
<td>-4.4</td>
</tr>
<tr>
<td>IIP&lt;sub&gt;1&lt;/sub&gt;(in-band)(dBm)</td>
<td>-8.5</td>
<td>-67</td>
<td>+19</td>
<td>-2</td>
<td>-4.9</td>
<td>+35</td>
</tr>
<tr>
<td>IIP&lt;sub&gt;2&lt;/sub&gt;(out-of-band)(dBm)</td>
<td>?</td>
<td>+25</td>
<td>?</td>
<td>?</td>
<td>?</td>
<td>+29&lt;sup&gt;b&lt;/sup&gt;</td>
</tr>
<tr>
<td>NF(dB)</td>
<td>2.8&lt;sup&gt;e&lt;/sup&gt;</td>
<td>5.5</td>
<td>5.5</td>
<td>21.5</td>
<td>19</td>
<td>9&lt;sup&gt;f&lt;/sup&gt;</td>
</tr>
<tr>
<td>Active Area(mm&lt;sup&gt;2&lt;/sup&gt;)</td>
<td>0.76</td>
<td>2.5</td>
<td>0.07</td>
<td>0.25</td>
<td>3.51</td>
<td>6.65</td>
</tr>
<tr>
<td>Max. Ripple(dB)</td>
<td>N.A</td>
<td>N.A</td>
<td>N.A</td>
<td>0.1</td>
<td>0.7</td>
<td>1.5</td>
</tr>
<tr>
<td>P&lt;sub&gt;dis&lt;/sub&gt;(mW)</td>
<td>34.2</td>
<td>60</td>
<td>18</td>
<td>13.2</td>
<td>17.5</td>
<td>7</td>
</tr>
</tbody>
</table>
21.2 4\textsuperscript{th} Order Filter using Ring-Oscillator-Based Integrators  B. Drost  Oregon State

- Replacing OTA based integrators with RO’s integrators for better scaling with process

Figure 21.2.1: Conceptual diagram of the proposed ring-oscillator-based integrator (top); small-signal block diagram (middle); and multi-phase ring-oscillator-based integrator (bottom).

Figure 21.2.2: Block diagram of the first biquad used in the 4\textsuperscript{th}-order Butterworth filter.
21.2 Continued

- RO integrators embedded in a feedback loop that keeps their input to near-zero to reduce effect of current-to-frequency non-linearity.