



IEEE EDS Distinguished Lecture 20<sup>th</sup> June 2013 IEEE Central Texas Section ED/CEDA/CAS/SSC Joint June Meeting

#### Integrated Nanotechnology for Sustainable Future and Smart Living

Dr. Muhammad Mustafa Hussain Assistant Professor, Electrical Engineering Integrated Nanotechnology Lab @ KAUST





Deeply integrated into our daily life – a social technology



#### Evolution "was" and "is" not easy



## Major change in 3 decades ...





	High-k vs. SiO <sub>2</sub>	Benefit
Capacitance	60% greater	Faster transistor
Leakage	>100x reduction	Cooler chips

#### TECHNOLOGY INSERTION POINTS INTEL HIGH-K/METAL GATE 2008 INTEL TRI-GATE FET 2011



Dual metal gate/high-k Planar CMOS (MM Hussain et. al. VLSI 2005) [Si, HfO<sub>2</sub>, Ru, TaSiN]



Dual high-k/ dual metal gate CMOS (MM Hussain et. al. VLSI 2006) [Si, HfO<sub>2</sub>, Al<sub>2</sub>O<sub>3</sub>, TaSiN, TiN]



Dual metal gate FinFET CMOS (MM Hussain et. al. ESSDERC 2007, TED 2010) [Si, HfSiON, TiN]



Single metal/single high-k CMOS (MM Hussain et. al. VLSI 2009) [Si, HfSiON, La<sub>2</sub>O<sub>3</sub>, Al<sub>2</sub>O<sub>3</sub>, TiN]



Dual channel single metal/single high-k CMOS (MM Hussain et. al. TVLSI 2010, ISTDM 2010) [Si, SiGe, HfSiON, La<sub>2</sub>O<sub>3</sub>, TiN]

#### Jumping up and down ...



JO.8 nm Grap

HfO-



**High mobility channel material:** Si (alloyed), traditional II-IV and III-V 2D atomic crystal structure materials

Better electrostatic control: <u>Non</u>-carbon Nanotube FET High density nanowire circuit integration

UNTRE DECEMBENDED

Improved I<sub>on</sub>/I<sub>off</sub> ratio: Ultra low power multi-states electromechanical switch for parallel data processing



High thermal budget compatible, reusable, flexible Si (100)

## Pushing Moore's Law @ KAUST

 Tin (Sn) – an unlikely ally of silicon for enhanced performance in transistor (AM Hussain et. al. IEEE TED, DRC 2013) [in collaboration with Dr. N. Singh and Prof. Schwingenschloegl]



• Wavy channel transistor to enhance performance of FinFET and thin film transistors (material irrespective) (HM Fahad et. al. APL 2013)



#### Information – anywhere, anytime





#### iPhone 5

Touch screen – sensors Communication and multimedia – electronics Navigation – MEMS



Every person will have a handheld portable device which has: High performance computation capability Longer battery lifetime High resolution display Conveniently powered Easily deployable and affordable

#### Evolution of modern transistors





Inner Core

#### New architecture to play with new physics

Ultimate hybrid high performance and low power FET



Nanotube Thickness (W)

H. M. Fahad and M. M. Hussain Scientific Report, Nature Publishing Group (2012)

## Nanotube or nanowire?





#### **Consequences of NW arraying:**

- 1. Large chip area consumption
- 2. Reduced chip speeds (increased RC delays)
- 3. Increased Power consumption
- 4. Increased off-state leakage
- 5. Increased SCE

Area Advantage	Speed Advantage	Power Advantage		
A <sub>13NW</sub> /A <sub>NT</sub>	S <sub>NT</sub> /S <sub>13NW</sub>	P <sub>13NW</sub> /P <sub>NT</sub>		
91%	37x	97.3%		

Benefits of a single NT over an array of 13 NWs

M. M. Hussain, H. M. Fahad, R. Qaisi Invited feature article physica solidi status (a) (2012) H. M. Fahad, M. M. Hussain – IEEE Trans. Elect. Dev. March 2013

# Large scale integration of nanotube and nanowire FET



Advantages,

- 1. Deposition controlled gate length  $(L_q)$  definition
- 2. Precise nanotube alignement and arraying possible
- 3. In-situ doping for steep source/channel and drain/channel junctions:
  - Ballistic performance enabler
  - Mitigated RDFs in nanotube channel
  - Ability to use other epi-based channel materials

J. P. Rojas, M. M. Hussain (IEEE NANO 2012) and H. M. Fahad, M. M. Hussain (MRS Fall 2012)

- Deposit oxide/metal/oxide gate stack
- Pattern and etch through stack (NT definition)
- Conformal gate dielectric (spacer) deposition
- Directional spacer/dielectric etch
- Selective silicon epitaxy in patterned trenches
- Deposit inter layer dielectric (ILD)
- Etch contact holes
- Contact hole metal fill
- Deposit and pattern contact electrodes



## Physical analysis of process developments



http://nanotechnology.kaust.edu.sa



#### Benchmarking with other reports

	Parameters	Si Nanotube FET	REF [12]	REF [13]	REF [14]	REF [15]	REF [8]
	Device Type	N	Ν	N	N	Р	N/P
	Gate Length, L <sub>g</sub>	20 nm	350 nm	32 nm	40 nm	800 nm	35 nm/25 nm
Single	Gate	Inner Coro/Outor	2 x GAA	Planar	Tri-Gate	500 x GAA	1xGAA
Nanotube	Structure	Shell	FET	Gate	Top Gate	Gate - All - Around	Gate - All - Around
FET		Outer Shell Gate	Gate - All - Around		Side Gate 1		Nano wite
device		Core Gate Nanotube		Silicon Substrate	Silicon Fin		
without	V <sub>dd</sub>	1.0 V	1.2 V	1.0 V	1.1 V	-1.0 V	1/1.2 V
arraying	Normalization	Ave. Circumference	Diameter	Width	(2 x Height) + Width	-	Circumference
stands	Drive current.	2 56 mA/um	2.4	1.62 mA/um	1.4 mA/um	4 mA	0.825 mA/um
out of the	I <sub>ds</sub>	2.00 m 0 pm	mA/µm	1.02 m 0 µm	1. T III () µIII		0.950 mA/μm
crowd	Sub-threshold	72 mV/dec	60 mV/dec	< 100	76 mV/V	61 mV/dec	85 mV/dec
	slope (SS)			mV/dec			85 mV/dec
	DIBL	63.15 mV/V	6 mV/V	$\sim 210 \ mV/V$	89 mV/V	-	65 mV/V
							105 mV/V
	Ion/Ioff	>10 <sup>5</sup>	$>10^{6}$	>10 <sup>5</sup>	$\sim 10^4$	-	~2E5/~2E5

#### H. M. Fahad, C. E. Smith, J. P. Rojas, M. M. Hussain, Nano Letters 2012



#### Status quo in flexible electronics



JA Rogers in Science 2012 JA Rogers in Nature 2013

Z Bao 2013

T Someya in Nat. Mat. 2007 <sup>14</sup>

# Can we build a truly high performance computer which is flexible and transparent?

2 miles	
A	

Display – available

SPEED 3.1 GHz 850M DEVICES Mobility 220 cm <sup>2</sup> /V-s				
Method	Speed	Challenge		
Organic	Extremely slow	Fundamentally slow		
Back grinding	Good	Cost and damage		
Exfoliation	Potentially very high	Uncertainty		
Carrier technique	Good	Cost		
Hybrid	Intel 286 processor	Size, cost, integration		



#### Needed:

- 1. Usage of bulk silicon (100)
- 2. Low-cost proven process technology
- 3. High-thermal budget compatibility
- 4. Recyclability

## Our approach



- □ "Trench-protect-release"
- Bulk mono-crystalline silicon (100)
  - □ Mobility
  - Cost
- □ High-k/metal gate stacks
  - □ Low power
- □ Standard CMOS compatible processes
  - High thermal budget
  - □ Integration density
  - Existing toolsets
  - Low cost processes no epitaxy, no high energy ion implantation, no stressor, no back grinding, no ultra-thin commercially available silicon
  - Recyclability

Generic process to transform traditional electronics into flexible and semitransparent one ...



http://nanotechnology.kaust.edu.sa

J. P. Rojas, A. Syed, M. M. Hussain (MEMS 2012)

## Various approaches for flexible electronics

Organic/					
CNT/NW/2D	Metal gate on polymer	Dielectric	Semiconductor composite	Patterning	Top contacts
Transfer Printing					
Transier Printing	Silicon-on-Insulator (SOI)	Implantation and Patterning	Micro/nano ribbons release	Transfer onto polymer substrate	Contacts
ChinfilmTM	dekerkerkel dekerkerkel	litteletel bildeletel			Lauren Varan U
Chipfilm™	Implantation, 2 steps Si anodization (2 porous layers)	Hydrogen sintering (1100°C, 30 min)	Epitaxial Si overgrow, CMOS fabrication	Deep trenches for release	Transfer onto Polymer substrate
Spalling/					
Exfoliation	CMOS fabrication	Stressor deposition	Fracture by stress mismatch	Transfer onto Polymer substrate	Stressor removal
Back-grinding				C C M	
	CMOS fabrication And pre-cut/dicing	Tape for support	Grinding process	Transfer onto Polymer substrate	
Flexible Si Fabric	Silicon (100)	Sio, Hard mask protection	Channels by DRIE & Spacer-based protection	XeF <sub>2</sub> -Based release	Silicon Fabric (100) Remaining silicon after CMP

## High-к/metal gate MOSCAPs – Device Last





A) Oxide hard mask

B) Channel formation



**D)** Top portion release by isotropic etching (SEM picture of an actual sample just before release)



**C)** Vertical channel protection by spacer formation



**E)** Released sample after cleaning and preparation



Al TIN High-k 10 nm

F) Gate stack deposition and lithography

Labels:









#### Device last is possible – after silicon release

http://nanotechnology.kaust.edu.sa

#### J. P. Rojas, M. M. Hussain (pss-RRL 2013)





http://nanotechnology.kaust.edu.sa

#### J. P. Rojas, G. A. Torres Sevilla M. M. Hussain (APL 2013)



#### Ultra-low power consumption



## Deployment of advanced high-k/metal gate stacks for LSTP applications 10,000 devices were fabricated

J. P. Rojas, M. M. Hussain (pss-RRL 2013)



#### High-к/metal gate MIMCAPs for DRAM



http://nanotechnology.kaust.edu.sa

J. P. Rojas, M. T. Ghoneim, C. Young, M. M. Hussain (IEEE TED 2013)



## High-к/metal gate MOSFETs for SRAM



http://nanotechnology.kaust.edu.sa

J. P. Rojas, G. A. Torres Sevilla, M. M. Hussain (Pending Review)

#### Performance while bent





- performance variation while bent **Extensive** measurements need to be performed while bent
- **Need more** advanced standardized tools than custom made toolsets

http://nanotechnology.kaust.edu.sa

J. P. Rojas, G. A. Torres Sevilla, M. M. Hussain (Pending Review)

#### Reliability analysis





- Reliability analysis is an important metric in semiconductor industry
   TDDB, charge pumping, BTI, SILC
   Still making progress to
  - understand the actual impact of process and overall flexibility

http://nanotechnology.kaust.edu.sa

J. P. Rojas, M. T. Ghoneim, C. Young, M. M. Hussain (Pending Review)



#### Moving towards electronic systems



http://nanotechnology.kaust.edu.sa

G. Torres Sevilla, S. Inayat, A. Hussain, J. P. Rojas, M. M. Hussain (Small 2013)

#### Recyclability



- To release 25  $\mu m$  Si fabric, we consume 75  $\mu m$  of bulk Si
- We have recycled the remaining wafer by CMP
  - A standard wafer (0.5 mm thickness) has been recycled 6 times
  - Extreme care and precision tools are required for the last wafer(s)
- This way we generate 6 silicon fabric from 1 wafer
- Our current process causes 16% area loss







http://nanotechnology.kaust.edu.sa

G. Torres Sevilla, S. Inayat, S. Ahmed, A. Hussain, J. P. Rojas, M. M. Hussain (Transducers 2013)

#### Proponents for smart living





http://nanotechnology.kaust.edu.sa

1.2E-0 1E-0

# Conveniently powered: energy chip to power card



Card size rechargeable low cost and weight thin battery



#### Microbial fuel cell



- All the existing and known technologies for water desalination and purification consume massive amount of energy
- Exception is microbial fuel cell (MFC) which harnesses the electricity generated through the metabolic processes of electrogenic bacteria when decomposing organic matter



http://nanotechnology.kaust.edu.sa

#### Micro-sized microbial fuel cell



- Macro-version of MFC takes months to carry out one experiment lingering its development for practical applications
  - A micro-sized MFC can provide a result in weeks
- We used silicon and conventional micro-fabrication processes for rapid prototyping at an affordable cost to expedite R&D
  - Integrated carbon based nano-materials:
    - Multi-walled carbon nanotube and graphene as anode
  - Integrated metal silicide to reduce contact resistance for higher output current
    - Nickel, aluminum, titanium and cobalt-based silicides
  - Used low-cost rubber as flexible host platform
  - Used air cathode to eliminate continuous feeding for more sustainable design
  - Even saliva can be used as fuel …!



## Fabrication of micro-sized MFC



- Silicon has been used as base substrate .
- One step photolithography, etch and metallization has been performed using Physical Vapor Deposition
- Chemical vapor deposition based CNT and graphene has been grown •
- Metal deposition followed by annealing has been done for salicidation • (salicidation provides Ohmic contact)
- Special care has been taken during assembly •



## Biocompatibility of nano-materials



CVD grown high quality MWCNT (1D material system) and multi-layer graphene (2D atomic crystal structure material) show desired bacterial growth → biocompatibility



Raman shift (cm<sup>-1</sup>)

Intensity (a.u)



## High performance from tiny devices



□ Rapid performance analysis is possible using micro-sized MFC

MEETING

❑ High surface-to-volume ratio 1D and 2D materials plus improved contact resistance contribute to high performance → pragmatic step towards self-powered devices

#### NANOLETTERS

Vertically Grown Multiwalled Carbon Nanotube Anode and Nickel Silicide Integrated High Performance Microsized (1.25  $\mu L)$  Microbial Fuel Cell

Justine E. Mink,  $^{\dagger,\$}$  Jhonathan P. Rojas,  $^{\dagger,\$}$  Bruce E. Logan,  $^{\ddagger}$  and Muhammad M. Hussain  $^{\ast\nu}$ 



#### Excellent endurance of MWCNT anode in micro-sized Microbial Fuel Cell

Mink, Justine.E.; Hussain, Muhammad M. Nanotechnology (IEEE-NANO), 2012 12th IEEE Conference on Digital Object Identifier: 10.1109/NANO.2012.6322057 Publication Year: 2012, Page(s): 1 - 4 IEEE CONFERENCE PUBLICATIONS

#### Thermoelectric windows

- Objective: Harness clean thermoelectric energy from the naturally existing temperature difference between the hot outside and cold inside of a building in a hot weather area (Middle East, Sub-Sahara)
- We enjoy appreciable temp.
  difference in Saudi Arabia
- Rapid urbanization offers many high rise buildings with large area glass window
- Global status-quo: Research on thermoelectric materials with improved ZT factor, but not on

systems.  $ZT = \left(\frac{\sigma S^2}{k}\right)T$ 

- $-\sigma$  = Electrical conductivity
- S = Seebeck coefficient
- k = Thermal conductivity
- T = Temperature difference

http://nanotechnology.kaust.edu.sa

Difficult to find a material system whose electrical conductivity is high but thermal conductivity is low

A typical window glass is >5 mm thick – no known technique can provide such thick thermoelectric material(s) specially through an interface





Cold side



## Scientific and engineering approach





Hot pressing to make 5 mm long thermopiles using thermoelectric nano-materials

*Applied Nanoscience*, 2012, DOI: 10.1007/s13204-012-0139-z

#### Impact of nano-structuring





- Confirmed nano-structuring by TEM analysis
- □ Bismuth telluride (Bi<sub>2</sub>Te<sub>3</sub>) with angular boundaries → pronounced boundary scattering
- □ Antimony telluride (Sb<sub>2</sub>Te<sub>3</sub>) with circular boundaries → lesser phonon scattering





- Sulfur addition suppresses carrier concentration → higher Seebeck coefficient, lower thermal conductivity
- It also causes potential barrier scattering of carriers due to enhanced micro structural refinement → higher ZT



## Integrated thermoelectric systems



- 72 pairs of thermopiles embedded thermoelectric systems demonstrated on real window glass
- At a temperature difference of 20 °C, from a 9 m<sup>2</sup> window glass, 310 watts of power is achievable
- Improved contact engineering can significantly improve performance

2012

Enera

Comparable transparency with designed window glass





















#### rapid research letters Core Gate Gate Dielectric Si, II-IV, III-V Nanotube Flexible Inorganic Electronics Drain Architecture Devices For ultra mobile computation, in-Nanotube Channel vivo/vitro medical electronics, For high performance computation Shell Gate widely deployed sensors and at ultra low power, sensors, energy applications displays and energy applications Source **Integrated** Nanotechnology for Smart Living and Sustainable Future **Energy** Chip and Power Card Thermoelectric Windows For ultra-mobile and self-powered For mass-scale thermoelectricity 10 15 D/ electronics for energy efficient buildings Temperature Difference (°C) ACSNANO smuth Telluride Bismut Antimony Telluride (p) Dog Bone nterconnect Power consumption ower management SCIENTIFIC REPORTS

## INTEGRATED NANOTECHNOLOGY LAB @ KAUST

Principal Investigator: Dr. Muhammad Mustafa Hussain, Electrical Engineering http://nanotechnology.kaust.edu.sa



From left to right (back row): MMH (Bangladesh-USA), Amir (Egypt), Galo (Ecuador), Ramy (Saudi Arabia), Casey (USA), Aftab (India), Fahad (Bangladesh), Jhonathan (Colombia), Ghoneim (Egypt)
 From left to right (front row): Maha (Saudi Arabia), Joanna (Lebanon), Sally (Egypt), Justine (USA), Kelly (USA), Not present: Salman (Pakistan), Abdulilah, Eman, Amal, Bidoor, Rabab, Arwa (Saudi Arabia)