


Minh Quach.

Signal Integrity Consideration and Analysis

4/30/2004

Frequency & Time Domain Measurements/Analysis



Agilent Technologies

Outline


- **Three Measurement Methodologies**
 - ✍ **Direct**
 - ✍ **TDR (Time Domain Reflectometry)**
 - ✍ **VNA (Vector Network Analyzer)**

- **Fundamental Transmission line & TDR Theory**
 - ✍ **Lossless and lossy line**
 - ✍ **Filter Rise Time calculation**
 - ✍ **Bandwidth Interpretation**


Outline (Cont)

- **Signal Integrity**
 - ✍ Ground Bounce
 - ✍ Inadequate power bus decoupling
 - ✍ Dispersion
 - ✍ AC loss (skin effect and dielectric loss)
 - ✍ Cross Talk
- **Differential Pair**
 - Common & Differential Mode
 - Even & Odd Mode

Test Environment Hardware



Interconnect




Measurement Methods

Direct Measurement


 TDR (Time Domain Reflectometry, Time Domain)

 VNA (Vector Network Analyzer, Frequency Domain)


Measurement Method




Direct Measurements




Freq = 100MHz



Freq = 200MHz



Freq = 400 MHz



Fundamental Differences Between Analog and Digital in Interconnect Applications

Analog

- Impedance Matching
for max power transfer
- Frequency Domain
- VNA
- Amplitude loss
- Frequency

Digital

- Impedance Matching
to minimize signal distortion
- Time Domain
- TDR
- Edge timing degradation
- Edge rate and frequency

Using the Reflected Waveform to Construct the Spice Model

 Direct Measurement


 TDR (Time Domain Reflectometry, Time Domain) Using the Reflected Waveform to construct the spice model

 Using ADS (Advanced Design Software)

 Transmission Line Theory


 VNA (Vector Network Analyzer, Frequency Domain)

Lump or Distributed



LUMPED


C  A CAPACITOR? - SOMETIMES

L  AN INDUCTOR? - SOMETIMES

V, I RELATIONSHIPS:

$$V = L \frac{\Delta i}{\Delta t} \quad i = C \frac{\Delta V}{\Delta t}$$

DISTRIBUTED




V, I RELATIONSHIPS:

$$\frac{V_I}{I_I} = \sqrt{\frac{\Delta L}{\Delta C}} = Z_0$$


$$V_{TOTAL} = V_I + \sum (V_{RR} + V_{RI})$$

Lump or Distributed



Lump Parameter if: $T_{\text{rise}} > T_{\text{prop delay}} * 6$

High Frequency Socket Model in Lump Parameters Valid up to 7GHz




What is a transmission line

- A transmission line is any pair of conductor that are used to move electromagnetic energy from one place to another.
- In printed circuit boards, this is typically a trace and one or more power planes.
- Power lines are transmission lines.
- Coaxial cable is a transmission lines.
- Twisted pairs are transmission lines.


- Electromagnetic waves are moving in a transmission line not electron

Characteristic Impedance Z_0

Z_0 → Transmission line



Z_0 →



$$V = (R + j\omega L)I$$

↘ Short circuit

$$I = (G + j\omega C)V$$

↘ Open circuit

$$Z_0 = \sqrt{\frac{R + j\omega L}{G + j\omega C}}$$


For Low Loss

$$\sqrt{\frac{L}{C}}$$



Transmission Line Fundamental Software



Time Domain Reflectometry (TDR)




Transmission Line Basic



$$\rho = \frac{V_{reflected}}{V_{incident}} = \frac{Z_{load} - Z_0}{Z_{load} + Z_0}$$


$$V_{reflected} = V_{incident} * \rho$$




$$Z_{DUT} = Z_0 \cdot \frac{1 + \rho}{1 - \rho} = Z_0 \cdot \frac{V_{incident} + V_{reflected}}{V_{incident} - V_{reflected}} = Z_0 \cdot \frac{V_{measured}}{2 \cdot V_{incident} - V_{measured}}$$




Discontinuity Examples




Discontinuity Examples




Reflection Response is a function of System Rise Time




Impedance Profile



TDR responses different due to lossy line



Filter Rise Time Calculation



$$T_{\text{risetime}} = 2.2 T_c = 2.2 RC$$

Rise time of RC filter

$$T_{\text{risetime}} = 2.2 T_c = 2.2 L/R$$

Rise time of RL filter

$$T_{\text{risetime}} = 3.4(LC)^{1/2}$$

Rise time of LC filter

Filter Rise Time Calculation (cont)


$$C = 0.5\text{pF} \quad R=50$$



$$Tr_{in} = 400\text{ps}$$



$$Tr_{filter} = 2.2 \times 50 \times .5 \text{ pf} = 55\text{pS}$$




$$Tr_{filter} = 2.2 \times 25 \times .5 \text{ pf} = 27.5\text{pS}$$

$$T_{rise\ composite} = (Tr_{in}^2 + Tr_{filter}^2)^{1/2}$$

$$T_{rise\ composite} = 403.8 \text{ pS}$$

$$T_{rise\ composite} = 400.9\text{pS}$$



$$T_{\text{risetime}} = 2.2 T_c = 2.2 RC$$

$$R = Z_0/2$$



$$T_{\text{risetime}} = 2.2 T_c = 2.2 L/R$$


$$R = 2 * Z_0$$

Filter Rise Time Calculation (cont)

Note: $Tr = k/BW_{3db}$

Where: K from 0.338 to 0.35 for gaussian pulse and single pole exponential decay respectively

$$C = 0.5\text{pF} \quad R = 50$$



$$Tr_{in} = 400\text{ps}$$

$$Tr_{filter} = 2.2 \times 50 \times .5 \text{ pf} = 55\text{pS}$$

$$Tr_{scope} = 0.361/F_{rms} = 120\text{ps}$$

$$T_{rise\ composite} = (Tr_{in}^2 + Tr_{filter}^2)^{1/2}$$

$$T_{rise\ composite} = 403.8 \text{ pS} \quad \text{✍ Output of filter}$$

Note: $Tr = k/BW_{rms}$


Where: K from 0.36 to 0.549 for gaussian pulse and single pole exponential decay respectively

$$T_{rise\ composite} = (Tr_{in}^2 + Tr_{filter}^2 + Tr_{scope}^2)^{1/2}$$

$$T_{rise\ composite} = 421 \text{ pS} \quad \text{✍ Scope Display}$$


Transmitted Rise Time of 2 different type of SMA cables

Transmitted Rise Time of 2 different type SMA cables




Cable Length VS Rise Time of high BW sma cable. Using Reflected Signal to Predict Transmitted Signal

Rise Time VS SMA (18GHZ Bandwidth) Cable Length



TDR indicates a large Capacitor presents at the load causing rise time to degrade to 5ns



Q/A



When Speed or Wire/Net length are important

- The edge rate (rise or fall time) of a signal is fast enough that the signal can change from one logic state to the other less time than it takes the signal to travel the length of the wire/net.
- Example: Rise time = 1ns, pcb trace length = 6 inch.
 $v = 6 \text{ inch/ns.}$
- Overshoot and undershoot begins to show at $\frac{1}{4}$ of this length (1.5 inch).

When should impedance be controlled

- When the length of the transmission line exceeds $\frac{1}{4}$ of the transition electrical length ($TEL = Tr \times Velocity$)
- $Tr = 1ns$, $Velocity = 6 \text{ inch/ns}$; $TEL = 6 \text{ ''}$

And


- When reflections may cause malfunction from:
 - ✍ Overshoot or undershoot and
 - ✍ The logic technology support termination

Reflection causes by un-proper termination with fast rise time




Rise time=0.5ns

Period=10ns




$t_{prop} = 1\text{ns}$

(6" FR4 PCB)




Rise time=25ns

Period=100ns



Reflection at Vo cause by Electrical length is longer than rise time without proper termination



Frequency/VNA VS. Time Domain/TDR/Scope

Frequency Domain

Steady state

Narrow Bandwidth

Better dynamic range

More accurate

Calibrate out fixture

Can convert to time domain

Data analysis more insightful

Require calibration

Longer to setup

For lump parameter

Time Domain

Transition Analysis

Large Bandwidth

Faster setup

Less expensive/more common



Direct representation

For long transmission line




Square wave composition

Square Wave Composition



Frequency Spectrum of square wave

Frequency Spectrum of the Sqaure Wave




S parameter Definition

$$S_{11} = V_{\text{ref},1} / V_{\text{inc},1}; \quad S_{11\text{db}} = 20 \log (V_{\text{ref},1} / V_{\text{inc},1})$$

$$S_{21} = V_{\text{port2}} / V_{\text{port1}}; \quad S_{21\text{db}} = 20 \log (V_{\text{port2}} / V_{\text{port1}})$$


For passive DUT (linear system)

$$S_{22} = S_{11}; \quad S_{12} = S_{21}$$




Edge Rate VS Frequency

$Tr = 0.35/F_{3db}$



Bandwidth Selection




Rise Time
Frequency

$$BW_{\text{rise time}} = 0.35/Tr$$

$$BW1_{\text{system}} = 3 * BW_{\text{rise time}}$$

$$BW2_{\text{system}} = 6 * \text{Frequency}$$



Bandwidth Selection

Clock Frequency @ Rise Time Tr.

$$BW_{\text{rise time}} = 0.35/Tr$$

Interconnect BW with minimum signal distortion and loss

$$BW_{\text{interconnect}} = \text{MAX} (3 \times BW_{\text{rise time}} , 6 \times \text{Clock Frequency})$$

400MHz frequency with:

<u>Rise time</u>	<u>3 X BW_{rise time}</u>	<u>6 X BW_{signal}</u>	<u>BW_{interconn}</u>
200ps	5.25 GHZ	2.4 GHZ	5.25 GHZ
400ps	2.62 GHZ	2.4 GHZ	2.62 GHZ
800ps	1.31 GHZ	2.4 GHZ	2.4 GHZ

Bandwidth Selection

Clock Frequency @ Rise Time Tr.

$$BW_{\text{rise time}} = 0.35/Tr$$

Interconnect BW with minimum signal distortion and loss

$$BW_{\text{interconnect}} = \text{MAX} (3 \times BW_{\text{rise time}} , 6 \times \text{Clock Frequency})$$

Results from simulation:

3 X $BW_{\text{rise time}}$ causes approximately 3 % rise time degradation

6 X Frequency causes approximately 2 % amplitude loss

Signal Integrity Issues

✍ Impedance mismatch

✍ Reflection

✍ Crosstalk



✍ Ground bounce

✍ Inadequate power bus decoupling

✍ Propagation delay

✍ Dispersion

✍ Loss




Signal Integrity Components

- Signal Integrity
 - ✍ Discontinuity (Connectors, via)
 - ✍ Dispersion
 - ✍ AC loss
 - Skin Effect
 - Dielectric Loss (loss tangent)
 - ✍ Ground Bounce
 - ✍ Inadequate power bus decoupling
- Differential Pair
 - ✍ Less sensitive to components above

Dispersive Loss

- Reflection at the Interface of 2 Transmission lines:
 - ✍ One cable is different loss than the other (Even the characteristics impedance is the same)
 - ✍ Reflection coefficient is not zero and also frequency dependence.




AC LOSS


- Skin Effect Loss
- Dielectric Loss



Rise Time Degradation After Signal Propagates Through 5mil Width, 32" Long for the FR4 PCB






Skin Effect



$$Z_0 = \sqrt{\frac{(R+j\omega L)}{(G+j\omega C)}}$$

Inductance is Frequency Dependent



Internal self inductance decreases with increasing frequency

Account for this by using a complex resistance

$$\tilde{R}_L(f) = R_{DC} + R_{AC} \sqrt{f} (1 + i)$$


Real part is the resistive loss

Imaginary part is the frequency dependent inductance

$$\begin{aligned} & \tilde{R}_L + i\omega L_L \\ &= (R_{DC} + R_{AC} \sqrt{f}) + i\omega \left(L + \frac{R_{AC}}{2\pi\sqrt{f}} \right) \end{aligned}$$




Skin Depth Limited Current Distributions

$$\delta = \sqrt{\frac{1}{\sigma \pi \mu_0 \mu_r f}} = 63 \mu \sqrt{\frac{1}{f}} \quad f \text{ in MHz}$$



Ansoft's Maxwell 2D Extractor

Microstrip:
50 Ohm, FR4
 $\epsilon = 4.2$
 $h = 38 \mu$
 $t = 30 \mu$ (1 oz)
 $w = 75 \mu$



The Practical Part: A Simple Approximation

Current on one side of signal path

$$R_L = \frac{\rho}{tw} + \frac{\rho}{\delta w}$$


R_{DC} R_{AC}

Current on both sides of signal path

$$R_L = \frac{\rho}{tw} + \frac{\rho}{2\delta w}$$

Current on both sides of signal path
And return current path = 4 x w

$$R_L = \frac{\rho}{tw} + \frac{\rho}{2\delta w} + \frac{\rho}{\delta 4w} = \frac{\rho}{tw} + 0.75 \frac{\rho}{\delta w}$$



Dots are from 2D field solver
Lines are the simple models

AC Loss (Cont)

- Skin Effect Loss
- Dielectric Loss



Complex Dielectric Constant

$$C = \epsilon C_0 \quad C_0 \text{ is the empty space capacitance}$$

describe ϵ as complex: $\epsilon(\omega) = \epsilon'(\omega) - i \epsilon''(\omega)$ $\tan(\delta) = \frac{\epsilon''}{\epsilon'}$

$$I = C \frac{dV}{dt} = C_0 (i\omega V) \{\epsilon(\omega)\}$$

$$I = i\omega C_0 V (\epsilon'(\omega) + i\epsilon''(\omega))$$

$$= i\omega C_0 V \epsilon'(\omega) + \omega C_0 V \epsilon''(\omega)$$

imaginary current *real current*

Dissipation Factor
Loss Tangent

The real part of the dielectric constant relates to "dielectric" or "displacement" currents

The imaginary component of the dielectric constant relates to "resistive" or lossy currents through the capacitor.



$$Z_0 = \sqrt{\frac{(R+jWL)}{(G+jWC)}}$$

Dissipation Factor and Conductance

$$I = \underbrace{i \omega C_0 V \epsilon'(\omega)}_{\text{imaginary current}} + \underbrace{\omega C_0 V \epsilon''(\omega)}_{\text{real current}}$$

$$I = C \frac{dV}{dt} + \frac{1}{R} V$$

$$R = \frac{1}{\epsilon''(\omega) \omega C_0}$$


Define conductance as: $I = C \frac{dV}{dt} + GV$

$$G \equiv \frac{1}{R} = \epsilon''(\omega) \omega C_0 = \omega \tan(\delta) C$$


$$G = \frac{\sigma}{\epsilon_0} C_0 \quad \sigma = \omega \epsilon_0 \epsilon_r'' = \omega \epsilon_0 \epsilon_r' \tan(\delta)$$

Even if $\tan(\delta)$ is constant in frequency, G is linear in frequency


Dielectric Loss




Skin Effect & Dielectric Loss of an FR4, 4 mils, 10mils trace width and 24 in length (ADS simulation)




Skin & Dielectric Loss of an FR4, Roger of 4mils and 10mils Width, and 24" long (ADS simulation)



2.5Gb/s data for FR4 PCB with 4mils trace width, 24" long.




Compensation Circuits




Compensation circuit from ITC 2002 by
Wolfram Humann, Agilent Technologies

S-Par of before and after compensation




Time Domain of Before and After Compensation


V_i compensation = $2 V_{in}$



5Gb/s data for FR4 PCB with 4mils trace width, 24" long.



Before Compensation



After Compensation



Plot excerpt from the High-Speed Signal Propagation book, By Howard Johnson . Martin Graham




Figure 3.2—Performance regions for a 150-μm (6-mil), 50-Ω, FR-4 stripline.

Critical Interconnect Components

- PCB via
- Connectors and Cable Connectors
- Socket
- Probe tips
- Packages and Multichip modules
- PCB trace
 - ✍ Single Run
 - ✍ Differential Run

Q/A



Signal Integrity Issues

✍ Impedance mismatch

✍ Reflection

✍ Crosstalk



✍ Ground bounce

✍ Inadequate power bus decoupling


✍ Propagation delay

✍ Dispersion


✍ Loss




Ground Bounce / Power Droop




Impedance VS Frequency of Real capacitor model




Decoupling and Board Capacitors



Impedance Response of Decoupling and Board Capacitance




Impedance Response of Decoupling and Board Capacitance




Differential pairs on PCB

- Not very good in common mode rejection with local cross talk.
 - ✍ Coupling about 20% to 50%
- Match to an external balanced differential transmission medium.
- Defeat Ground Bounce
- Improve routability
 - ✍ Can be pushed very closed together to save board space.
 - ✍ Compensate for differential impedance
 - ✍ Once signals are paired, they can not be separated without messing up the impedance.



TDR Differential Measurement




TDR Differential Waveforms



4 Port single ended to differential S parameters




4 Ports single ended S parameters



S_{yz}

- └ z = stimulus port
- └ y = response port


2 Balanced Mode S parameters




S_{WXYZ}

w = response mode
 x = stimulus mode
 z = stimulus port
 y = response port

Differential S parameters 10mils 2in




Poor Common Mode Rejection for PCB differential Pair




Crosstalk = $\frac{K}{1 + (D/H)^2}$; Where K is always less than 1

Proximity Effect




Proximity Effect (Cont)




Odd and Even mode characteristic impedance

C increases




Electric field: Odd mode

C decreases




Electric field: Even mode



Magnetic field: Odd mode

L decreases



Magnetic field: Even mode

L increases

$$Z_o = \sqrt{\frac{L_c}{C_c}}$$

Impedance of Differential Pair

$$Z_{\text{odd}} = \sqrt{\frac{L_{\text{self}} - L_m}{C_{\text{self}} + C_m}}$$

$$Z_{\text{even}} = \sqrt{\frac{L_{\text{self}} + L_m}{C_{\text{self}} - C_m}}$$

$$t_{\text{odd}} = \sqrt{(L_{\text{self}} - L_m)(C_{\text{self}} + C_m)}$$

$$t_{\text{even}} = \sqrt{(L_{\text{self}} + L_m)(C_{\text{self}} - C_m)}$$


$$Z_{\text{odd}} < Z_0$$

$$Z_{\text{even}} > Z_0$$

$$Z_{\text{diff}} = 2 * Z_{\text{odd}}$$


$$Z_{\text{common}} = 1/2 Z_{\text{even}}$$

Cross Talk Between PCB Traces Causing Shift in Propagation Delay




Modeling Circuit


VtPulse
 SRC3
 Vlow=0 V
 Vhigh=.4 V
 Delay=0 nsec
 Edge=linear
 Rise=45 psec
 Fall=45 psec
 Width=70 nsec
 Period=100 nsec



Modeling: TDR simulation VS. Measurement



Simulation and measurements of S11 and S12 of w=10mils and L=2in; standard sma




Critical Interconnect Components


Which one is important ?

- PCB via
- Connectors and Cable Connectors
- Socket
- Probe tips
- Packages and Multichip modules
- PCB trace
 - ✍ Single Run
 - ✍ Differential Run

S12 of 10mils width and 2in length of 3 types of sma connectors



S12 of 4mils width and 32in length of 3 types of sma connectors



END