


Cascaded Noise Shaping for Oversampling A/D and D/A Conversion

Bruce A. Wooley
Stanford University


Outline

- **Oversampling modulators for A-to-D conversion**
- **Cascaded $\Sigma\Delta$ modulators**
- **Low-voltage $\Sigma\Delta$ modulator design for MHz-bandwidth signals**
- **Cascaded noise shaping for bandpass oversampling D-to-A conversion**



Analog-to-Digital Conversion





Quantizer model:



Quantization Noise Shaping



**Quantizer resolution
 increased by 3 dB
 per octave of
 OVERSAMPLING**




**Quantizer resolution
 increased through
 NOISE SHAPING**

Oversampling Modulators

- **Embed quantizer in a feedback loop to achieve larger improvement in resolution with increased oversampling**
- **Feedback can be used for PREDICTION (Δ modulation) or NOISE SHAPING ($\Sigma\Delta$ modulation)**
- **Noise shaping modulators are more robust and easier to implement than predictive modulators**


Sigma-Delta (or Delta-Sigma) Modulation




$$Y(z) = z^{-1}X(z) + (1 - z^{-1})E_Q(z)$$

$$N_E(f) = \left[2 \sin(\pi f / f_s)\right]^2 N_Q(f)$$

$\Sigma\Delta$ Modulator Response



Noise Shaping



Higher-Order Noise-Shaping Modulators

The order of the noise shaping can be increased using either


- **Single quantizer modulators**
 - **Multi-loop noise differencing**
 - **Single loop with multi-order filtering**

or

- **Cascaded (multistage) modulators**


Noise-Differencing $\Sigma\Delta$ Modulators

$$Y(z) = z^{-1}X(z) + (1 - z^{-1})^L E(z)$$




$\Sigma\Delta$ Modulator Dynamic Range

(with 1-bit quantization)



Single-Quantizer $\Sigma\Delta$ Modulator



$$Y(z) = H_X(z)X(z) + H_E(z)E(z)$$

where

$$H_X(z) = \frac{A(z)}{1 + A(z)F(z)}, \quad H_E(z) = \frac{1}{1 + A(z)F(z)}$$


and

$$A(z) = \frac{H_X(z)}{H_E(z)}, \quad F(z) = \frac{1 - H_E(z)}{H_X(z)}$$


Noise Differencing Modulators

- $Y(z) = z^{-1}X(z) + (1 - z^{-1})^L E(z)$
- Can implement with a single quantizer and L nested loops
- Limit cycle **instability** for $L > 2$
- For $L = 2$


$$A(z) = \frac{z^{-1}}{(1 - z^{-1})^2} \quad \text{and} \quad F(z) = 2 - z^{-1}$$




2nd-Order Modulator Implementation



2nd-Order $\Sigma\Delta$ Modulator




2nd-Order $\Sigma\Delta$ Modulator



2nd-Order Noise-Differencing $\Sigma\Delta$ Modulator *

(with 1-bit quantization)




* B. Boser, JSSC, Dec .1988

Cascaded $\Sigma\Delta$ Modulators


- **Quantizer error quantized by subsequent stage and then digitally filtered and subtracted from output of preceding stage**
- **Cancellation of lower-order noise-shaping terms depends on matching of analog and digital paths**
- **No potential instability if use first- and second-order stages**

Cascaded Noise-Shaping Modulator




Matches noise shaping of
quantization error in first-stage

Maximum Improvement in Dynamic Range



Third-Order (2-1) Cascaded Modulator




$$Y_1(z) = z^{-2}X(z) + (1 - z^{-1})^2 E_1(z)$$


$$Y_2(z) = z^{-1}E_1(z) + (1 - z^{-1})E_2(z)$$

$$Y(z) = z^{-1}Y_1(z) - (1 - z^{-1})^2 Y_2(z) = z^{-3}X(z) + (1 - z^{-1})^3 E_2(z)$$


2-1 Cascaded $\Sigma\Delta$ Modulator




Matching Error in 2-1 Cascade




Spectrum of 2-1 Cascade w/ Mismatch



Matching Error in 1-1-1 Cascade



Spectrum of 1-1-1 Cascade w/ Mismatch



Advantages of 2-1 Cascade

- **Low sensitivity to precision of analog circuits**
- **Suppression of spurious noise tones resulting for correlation of quantization noise with input**
- **Considerable design flexibility**
- **No potential instability**

Analog Integration in CMOS

- **Continuous Time (tune g_m or MOS-R)**
 - g_m -C
 - MOSFET-C


- **Sampled Data**
 - Switched current
 - Switched capacitor

Analog Integration in CMOS

- **Continuous-time (g_m -C or MOSFET)**
 - Tune g_m or MOS resistor
 - Performance limited by **timing jitter**, **waveform asymmetry** and **integrator linearity**

 - **Switched-current**
 - **Limitations:**
 - current sources must be cascoded to increase output resistance \Rightarrow **high supply voltage**
 - large $V_{GS} - V_T$ needed to reduce sensitivity to V_T mismatch \Rightarrow **high power dissipation**
 - sensitive to switch parasitics and charge injection
 - noise introduced into “compressed” signal
- \Rightarrow **Switched-capacitor approach preferable for obtaining high resolution at **low supply voltage** and **low power dissipation****


Low-Power $\Sigma\Delta$ Modulator Design *




- **High-resolution** converters should be limited by thermal noise
 - kT/C noise in switched-capacitor circuits
- First stage limits performance and therefore dissipates a large fraction of power
- Minimize power by minimizing capacitor size in switched-C implementations

* S. Rabbii, JSSC, June 1997

$\Sigma\Delta$ Modulator Implementation



First Stage of Modulator




S1, S5: $\Phi1_{\text{delayed}}$, CMOS

S3, S7: $\Phi1$, NMOS


S2, S6: $\Phi2_{\text{delayed}}$, CMOS

S4, S8: $\Phi2$, NMOS


2-Stage Class A/AB Amplifier




Die Photo of 1.8-V CMOS $\Sigma\Delta$ Modulator




Measured SNR and SNDR




Measured Baseband Output Spectrum



Dynamic Range vs. Oversampling Ratio



Dynamic Range & Power vs. Supply Voltage



1.8-V CMOS $\Sigma\Delta$ Modulator Performance

Dynamic range	99 dB
Peak SNR	99 dB
Peak SNDR	95 dB
Bandwidth	25 kHz
Oversampling ratio	80
Power dissipation	2.5 mW
Active area	1.5 mm²
Technology	0.8-μm CMOS
Threshold voltages	+0.65 V, -0.75 V

Power Efficiency Figure of Merit


- **Power efficiency as a Figure of Merit:**

$$\begin{aligned} \text{FoM} &= \frac{\text{Dynamic Range} \times \text{Bandwidth}}{\text{Power}} \\ &= \frac{2^{2N} \times \text{BW}}{\text{Power}} \quad (\text{MHz} / \text{mW}) \end{aligned}$$

where **Dynamic Range** is a **POWER**, not voltage, ratio
N = effective # of bits of resolution

- **For circuits in which the dynamic range is limited by thermal noise and the bandwidth is not limited by technology:**
 - Quadratic dependence on voltage dynamic range
 - Linear dependence on bandwidth

ADC Power Efficiency



Low-Voltage Broadband $\Sigma\Delta$ Modulation *

- **Target objective is low-voltage, high-resolution broadband A/D conversion for applications such as ADSL, CDMA 2000, IS-95, and GSM**

- **Objectives**
 - **Conversion rate** **2.5 MSample/s**
 - **Dynamic range** **92 dB (15 bits)**
 - **Power supply** **1.2V**
 - **Power dissipation** **~ 80 mW**
 - **Technology** **0.25- μ m CMOS**

* K. Nam, 2004 CICC

Analog Challenges @ Low V_{DD}

- **Reduced voltage headroom**
- **Limited choice of op amp topologies**
- **Dynamic range decreases unless noise floor is reduced**
∴ **Low-voltage analog \Rightarrow high power**
- **In this work consider architecture and circuits needed to achieve **low voltage** and **low power****


Low-Voltage, Low-Power Strategies

- **Low oversampling ratio & high-order modulator**
- **Maximize the full-scale input amplitude for a given V_{DD}**
- **Multi-bit quantization**
- **Single-stage op amps**
- **Linear integrator settling**
 - allows use of slower op amps

Architectural Decisions


- **Single-bit or multi-bit quantization** \Rightarrow **multi-bit**
 - single-bit feedback causes op amp slew \Rightarrow need fast op amp
 - single-bit quantization results in larger quantization noise leakage into the output in cascaded modulators
- **Single-quantizer or cascade** \Rightarrow **cascade**
 - Even with multi-bit quantization op amp slewing can limit performance of a high-order single-quantizer modulator
 \Rightarrow use 2nd-order modulator for first stage
 - 2-2 cascade with 5-bit and 3-bit quantizers

Conventional First-Order $\Sigma\Delta$ Modulator



- $U_1 = (1 - z^{-1})X - (1 - z^{-1})E \Rightarrow$ magnitude depends on input amplitude and frequency
- $V_1 = z^{-1}X - z^{-1}E \Rightarrow$ magnitude depends on input
- Op amps designed to ensure minimum SNDR degradation for large signals \Rightarrow inefficient power allocation


Reduced Integrator Swing-Range $\Sigma\Delta$ Modulator



$$Y = X + (1 - z^{-1})E$$

- $U_1 = -(1 - z^{-1})E \Rightarrow |U_1| \leq \text{LSB}$
- $V_1 = -z^{-1}E \Rightarrow |V_1| \leq 0.5 \text{ LSB}$
- U_1 & V_1 are DECOUPLED from the input $X \Rightarrow$ attractive at low V_{DD}
- $W_1 = X - z^{-1}E \Rightarrow$ swing-range burden is moved to W_1
- Approach can be extended to higher-order modulators


Second-Order RISR $\Sigma\Delta$ Modulator



- $U_1 = -(1 - z^{-1})^2 E \Rightarrow |U_1| \leq 2 \text{ LSB}$
- $V_1 = -z^{-1}(1 - z^{-1})E \Rightarrow |V_1| \leq \text{LSB}$
- $V_2 = -z^{-2}E \Rightarrow |V_2| \leq 0.5 \text{ LSB}$
- $W_1 = X + z^{-1}(z^{-1} - 2)E$

* J. Silva, Elec Letters, June 2001

Trade-Offs in RISR $\Sigma\Delta$ Modulators



$$U_1 = -(1 - z^{-1})^L E$$

$L = 2$ & $N = 5$ for first stage

For $V_{\text{REF}} = 1.2\text{V}$,
 $|X|_{\text{FS}} = 1.1\text{V}$
 $|U_1|_{\max} = 150\text{mV}$
 $|V_1|_{\max} = 75\text{mV}$
 $|V_2|_{\max} = 37.5\text{mV}$


$$|X|_{\text{FS}} = \left(\frac{2^N - (2^L - 1)}{2^N - 1} \right) V_{\text{REF}}$$

Implementation Issues



- **Integrator op amp: requirements are greatly relaxed**
 - small input signal range
 - linear settling dominates
 - slow op amp can be used \Rightarrow power saving
 - relaxed dc gain requirement
 - small output range

- **Quantizer: more stringent requirements**
 - multiple signals summed at quantizer input
 - offset
 - increases swing ranges
 - need offset cancellation
 - very fast regeneration needed since latch must be strobed after sampling of the input is complete

Experimental Prototype




First-Stage Implementation *




* actual implementation is fully differential

Low Distortion Input Sampling *





* M. Dessouky, JSSC, March 2001

First Op Amp




Dc gain	57dB	g_{m1}	96mS
Power	29mW	BW_{CL}	122MHz
$V_{CM}(in)$	0.15mV	$V_{CM}(out)$	0.65V


Quantizer Comparator (1 of 32)




Prototype Die Photo



Measured SNR and SNDR



Measured Output Spectrum



Performance Summary

Analog Supply Voltage	1.2 V
Sampling Rate	40 MHz
Signal Bandwidth	1.25 MHz
Dynamic Range	96 dB
Peak SNDR @ 366-kHz input	89 dB
Analog Power	44 mW
Digital Power	43 mW *
Active Area	8.6 mm²
Technology	0.25-μm CMOS


* Estimate 10 mW digital power in 0.13- μ m CMOS

Bandpass Oversampling D/A Conversion *


- **Consider the use of cascaded noise shaping for bandpass D/A conversion in RF transmitters**
- **Move IF into the digital domain to eliminate**
 - dc offset
 - I & Q mismatch
- **Merge D/A conversion, noise shaping, reconstruction and mixing to IF**
- **Explore the use of cascaded noise shaping with semi-digital filtering**

* D. Barkin, 2003 VLSI Ckts Symp

Traditional Wireless Transmitter Architecture




Bandpass Oversampling DAC




- Mix to IF (at $f_s/4$) following cascaded noise shaping
- Error cancellation performed at IF

Lowpass Cascaded Noise Shaping




- 2nd-order differentiator matches noise shaping in first stage

Bandpass DAC Architecture




- I and Q modulators operate at $f_s/2$, saving power

Discrete Time - Continuous Time Interface



- **Semi-digital filtering for reconstruction of signal**
 - Good for 1-bit signal path, but not multi-bit noise estimation path
- **Digital filter reduces out-of-band quantization noise**
- **Digital filter transfer function matches that of semi-digital filter**




Semi-Digital Filter *



- Mismatch among current sources alters the transfer function but doesn't introduce nonlinearity
- Area limits number of taps and precision of coefficients
- Good for 1-bit signal path but not multi-bit noise estimation path

* D. Su, JSSC, Dec. 1993


Bandpass Data Weighted Averaging *




I & Q pointer
calculations are
independent

* T. Shui, et al., ISCAS, 1998


Bandpass DAC Die Photo



DAC Output Spectrum



SNR and SNDR



Bandpass DAC Performance

Technology	0.25-μm CMOS
Center frequency	50 MHz
Bandwidth	6.25 MHz
Peak SNDR	76 dB
Dynamic range	85 dB
Minimum out-of-band suppression	80 dB
Mirror for -6 dB Input	-90 dB
Active area	2.1 mm²
Power (except for current sources)	100 mW

Summary

- **Cascades of first- and second-order noise-shaping modulator stages can be used for**
 - **A/D and D/A conversion**
 - **lowpass and bandpass data conversion**
- **If properly designed, advantages include**
 - **no potential instability**
 - **decorrelation of quantization noise and input**
 - **low sensitivity to analog precision**
- **Still room for architectural and circuit innovation to meet the challenges presented by**
 - **technology scaling to sub-100nm dimensions**
 - **performance demands of new applications**

References – I

OVERSAMPLING A-to-D CONVERSION

1. B. E. Boser and B. A. Wooley, "The Design of Sigma-Delta Modulation Analog-to-Digital Converters," *IEEE J. Solid-State Circuits*, vol. 23, pp. 1298-1308, Dec. 1988.
2. W. R. Bennett, "Spectra of Quantized Signals," *Bell Sys. Tech. Journal*, vol. 27, pp. 446-472, July 1948.
3. F. de Jager, "Delta Modulation, a Method of PCM Transmission Using the 1-Unit Code," *Philips Res. Report*, vol. 7, pp. 442-446.
4. C. Cutler, "Transmission Systems Employing Quantization," U.S. Patent No. 2,927,962, Mar. 8, 1960.
5. H. Inose and Y. Yasuda, "A Unity Bit coding Method by Negative Feedback," *Proc. IEEE*, vol. 51, pp. 1524-1533, Nov. 1963.
6. J. C. Candy, "A Use of Limit Oscillations to Obtain Robust Analog-to-Digital Converters," *IEEE Trans. Commun.*, vol. COM-22, pp. 296-305, Mar. 1974.
7. S. K. Tewksbury and R. W. Hallock, "Oversampled, Linear Predictive and Noise-Shaping Coders of Order $N > 1$," *IEEE Trans. Circuits and Sys.*, vol. CAS-25, pp. 436-447, July 1978.
8. R. M. Gray, "Spectral Analysis of Quantization Noise in a Single-Loop Sigma-Delta Modulator with DC Input," *IEEE Trans. Commun.*, vol. 37, pp. 956-958, Sept. 1989.

References – II

9. J. C. Candy, “A Use of Double Integration in Sigma Delta Modulation,” *IEEE Trans. Commun.*, vol. COM-33, pp. 249-258, Mar. 1985.
10. B. P. Brandt, D. E. Wingard, and B. A. Wooley, “Second-Order Sigma-Delta Modulation for Digital-Audio Signal Acquisition,” *IEEE J. Solid-State Circuits*, vol. 26, pp. 618-627, Apr. 1991.
11. J. C. Candy and G. C. Temes, *Oversampling Delta-Sigma Converters*, IEEE Press, 1992.
12. S. R. Norsworthy, R. Schreier, G. C. Temes, *Delta-Sigma Data Converters: Theory, Design and Simulation*, IEEE Press, 1997.

CASCADED $\Sigma\Delta$ MODULATION

9. L. Longo and M. Copeland, “A 13 bit ISDN-band Oversampled ADC using Two-Stage Third Order Noise Shaping,” *IEEE Proc. Custom IC Conf.*, pp. 21.2.1-21.2.4, Jan. 1988.
10. Y. Matsuya, et al., “A 16-bit Oversampling A-to-D Conversion Technology Using Triple Integration Noise Shaping,” *IEEE J. Solid-State Circuits*, vol. SC-22, pp. 921-929, Dec. 1987.
11. L. A. Williams III and B. A. Wooley, “Third-Order Cascaded Sigma-Delta Modulators,” *IEEE Trans. Circuits and Sys.*, vol. 38, pp. 489-498, May 1991.

References – III

16. L. A. Williams III and B. A. Wooley, “A Third Order Sigma-Delta Modulator with Extended Dynamic Range,” *IEEE J. Solid-State Circuits*, vol. 29, pp. 193-202, Mar. 1994.
17. B. P. Brandt and B. A. Wooley, “A 50-MHz Multibit Sigma-Delta Modulator for 12-b 2-MHz A/D Conversion,” *IEEE J. Solid-State Circuits*, vol. 26, pp. 1746-1756, Dec. 1991.
18. S. Rabbii and B. A. Wooley, “A 1.8-V Digital-Audio Sigma-Delta Modulator in 0.8- μ m CMOS,” *IEEE J. Solid-State Circuits*, vol. 32, pp. 783-796, June 1997.
19. S. Rabbii and B. A. Wooley, *The Design of Low-Voltage, Low-Power Sigma-Delta Modulators*, Kluwer Academic Publishers, 187 pp., 1999.
20. T. B. Cho and P. R. Gray, “A 10-b, 20 Msample/s Pipelined CMOS ADC,” *IEEE J. Solid-State Circuits*, vol. 30, pp. 166-172, Mar. 1995.
21. K. Vleugels, S. Rabbii, and B. A. Wooley, “A 2.5-V Sigma-Delta Modulator for Broadband Communications Applications,” *IEEE J. Solid-State Circuits*, vol. 36, pp. 1887-1899, Dec. 2001.
22. A. Tabatabaei and B. A. Wooley, “A Two-Path Bandpass Sigma-Delta Modulator with Extended Noise Shaping,” *IEEE J. Solid-State Circuits*, vol. 35, pp. 1799-1809, Dec. 2000.
23. A. K. Ong and B. A. Wooley “A Two-Path Bandpass $\Sigma\Delta$ Modulator for Digital IF Extraction at 20 MHz,” *IEEE J. Solid-State Circuits*, vol. 32, pp. 1920-1934, Dec. 1997

References – IV

DECIMATION & INTERPOLATION FILTERS

24. B. P. Brandt and B. A. Wooley, “A Low-Power, Area-Efficient Digital Filter for Decimation and Interpolation,” *IEEE J. Solid-State Circuits*, vol. 29, pp. 679-687, June 1994.
25. R. E. Crochiere and L. R. Rabiner, “Interpolation and Decimation of Digital Signals – A Tutorial Review,” *Proc. IEEE*, vol. 69, pp. 300-331, Mar. 1981.

OVERSAMPLING D-to-A CONVERSION

26. D. K. Su and B. A. Wooley, “A CMOS Oversampling D/A Converter with a Current-Mode Semi-Digital Reconstruction Filter,” *IEEE J. Solid-State Circuits*, vol. 28, pp. 1224-1233, Dec. 1993.
27. K. Falakshahi, C.-K. K. Yang and B. A. Wooley, “A 14-bit 10-Msamples/s D/A Converter Using Σ - Δ Modulation,” *IEEE J. Solid-State Circuits*, vol. 34, pp. 607-615, May 1999.
28. D. B. Barkin, A. C. Y. Lin, D. K. Su, and B. A. Wooley, “A CMOS Oversampling Bandpass Cascaded D/A Converter with Digital FIR and Current-Mode Semi-Digital Filtering,” *IEEE J. Solid-State Circuits*, vol. 39, pp. 585-593, Apr. 2004.