



| IBM Corporation

# Strain for CMOS performance Improvement

+Victor Chan, +Ken Rim, #Meikei Jeong, +Sam Yang, +Rajeev Malik, ‡Young Way Teh, #Min Yang, #Qiqing (Christine) Ouyang

+IBM Systems & Technology Group,  
#IBM Research Division, T. J. Watson Research Center and  
‡Chartered Semiconductor Mfg. Ltd

**IBM Semiconductor Research and Development Center (SRDC)**

**Hopewell Junction, NY 12533**


# ❖ Outline

- \* Introduction: Strain helps carriers to travel faster
- \* Substrate-induced strain
- \* Process-induced strain
  - Contact etch-stop nitride liner (DSL)
  - Stress Memorization Technique (SMT)
  - Embedded SiGe in S/D (e-SiGe)
- \* Stress and Device / Circuit Implication
- \* Mobility Improvement beyond Stress Engineering
  - Channel Orientation
  - Substrate Orientation (eg. HOT, DSB)
- \* Summary




# ❖ Outline

- \* **Introduction: Strain helps carriers to travel faster**
- \* Substrate-induced strain
- \* Process-induced strain
  - Contact etch-stop nitride liner (DSL)
  - Stress Memorization Technique (SMT)
  - Embedded SiGe in S/D (e-SiGe)
- \* Stress and Device / Circuit Implication
- \* Mobility Improvement beyond Stress Engineering
  - Channel Orientation
  - Substrate Orientation (eg. HOT)
- \* Summary


# Mechanical Stress: basic




Due to material mismatch of A & B from material composition, element size / volume and thermal expansion rate, A will introduce mechanical stress to B.




# Mechanical Stress : many ways



- Many different ways
- Stress transfer dependent on
  - material A deposition / growth condition (eg. process temp, material)
  - subsequent steps (eg. annealing, implantation)




**Uniaxial stress: 1-direction**



**biaxial stress: 2-directions**


# Electrons have higher mobility in Strained (biaxial tensile) Si



In Strained Si, i)  $m^*$  (effective mass) is smaller → higher mobility  
 ii) split energy band → less inter-valley scattering → higher mobility


$$\mu = \frac{q\tau}{m^*}$$

# Holes have higher mobility in Strained (biaxial tensile) Si



In Strained Si, i)  $m^*$  (effective mass) is smaller → higher mobility  
 ii) split energy band → less carrier scattering → higher mobility


# Desired uni-axial stress on CMOS performance



		<b>NMOS</b>	<b>PMOS</b>
Longitudinal	<b>X</b>	Tensile	Compressive
Transverse	<b>Y</b>	Tensile	Tensile
Si Depth	<b>Z</b>	Compressive	Tensile



# Longitudinal stress provides different drive current



# Technology in this presentation

## IBM 90 / 65nm CMOS technology





VCC (V)	1.0
Lpoly (nm)	45
Tox (nm)	1.2

# ❖ Outline


- \* Introduction: Strain helps carriers to travel faster
- \* **Substrate-induced strain**
- \* Process-induced strain
  - Contact etch-stop nitride liner (DSL)
  - Stress Memorization Technique (SMT)
  - Embedded SiGe in S/D (e-SiGe)
- \* Stress and Device / Circuit Implication
- \* Mobility Improvement beyond Stress Engineering
  - Channel Orientation
  - Substrate Orientation (eg. HOT)
- \* Summary

# Strain in Si-based Heterostructures

## Cubic Lattice at Equilibrium


Ge	$\text{Si}_{1-x}\text{Ge}_x$	Si	$\beta\text{-SiC}$
			
$a / a_{\text{Si}} = 1.042$	$1 + 0.042x$	1.0	0.082

## Pseudomorphically Grown Epitaxial Layers




# Schematic diagram to show three ways of formation of strained Si MOS devices


a) Strained Si/SiGe on bulk wafer



b) SiGe-on-Insulator (SGOI)





c) Strained-Si Directly On Insulator (SSDOI) MOSFET



K. Rim, *VLSI* 2002,  
 B. H. Lee *IEDM* 2002,  
 K. Rim *IEDM* 2003


# NMOS shows benefits with biaxial tensile strained Si with 13% & 28% Ge

- Higher NMOS Ion improvement with higher % Ge.




## PMOS shows benefits with Biaxial Tensile Strained Si with 28% Ge

- pMOS Ion only improved with high % Ge in SiGe, eg. > 20%.



# % Ge vs mobility



	nMOS (e <sup>-</sup> )	pMOS (h <sup>+</sup> )
Uniaxial longitudinal tensile stress	Good	Bad
Biaxial tensile stress	Good	Dependent on %Ge





# ❖ Outline

- \* Introduction: Strain helps carriers to travel faster
- \* Substrate-induced strain
- \* **Process-induced strain**
  - **Contact etch-stop nitride liner (DSL)**
  - Stress Memorization Technique (SMT)
  - Embedded SiGe in S/D (e-SiGe)
- \* Stress and Device / Circuit Implication
- \* Mobility Improvement beyond Stress Engineering
  - Channel Orientation
  - Substrate Orientation (eg. HOT)
- \* Summary



# Ion enhancement using stress liner compared to neutral liner (non-stressed process) for nMOS

- nMOS Ion improves with higher Tensile nitride liner




# Ion enhancement using stress liner compared to neutral liner (non-stressed process) for pMOS

- pMOS Ion improves with higher Compressive nitride liner





# SEM cross-section of an SRAM cell features tensile and compressive liner in NMOS and PMOS respectively

- IBM powerPC™ micro-processor Fmax vs power improves 7 % with DSL due to higher current.




# Nitride film stress changes after annealing


- Nit film stress tends to be tensile after annealing
- Annealing temperature will affect hot-carrier reliability



# Nitride film stress will be relaxed after Ge implant



- Ge implantation destroys and relaxes nit film
- Nit film stress tends to be tensile after annealing




# ❖ Outline

- \* Introduction: Strain helps carriers to travel faster
- \* Substrate-induced strain
- \* **Process-induced strain**
  - Contact etch-stop nitride liner (DSL)
  - **Stress Memorization Technique (SMT)**
  - Embedded SiGe in S/D (e-SiGe)
- \* Stress and Device / Circuit Implication
- \* Mobility Improvement beyond Stress Engineering
  - Channel Orientation
  - Substrate Orientation (eg. HOT)
- \* Summary



# Integration process of SMT



- Stress will be transferred from the nitride film to the channel during annealing.




# SMT vs DSL

	<b>SMT</b>	<b>contact end-stop liner</b>
<b>Sensitive to Nitride material (stress, thickness)</b>	yes	yes
<b>Require Annealing</b> (dependent on annealing temperature and ramp rate)	yes	No
<b>Sensitive to a-Si layer</b> (from extension & S/D implant, dependent on implant species, dose, energy)	yes	some
<b>Sensitive to transistor profile</b> (eg. gate height, spacer shape and material)	yes	yes


# SMT annealing

Purpose of annealing:

- i) Tensile transfer from nitride to Si channel through amorphorization layer in S/D, extension and poly gate.
- ii) a-Si crystallization




## NMOS: 15% current improvement with Disposable Tensile Stressor



## SMT benefit with different types of Nitride stressor

- Stress properties of nitride material is changed after annealing




# ❖ Outline

- \* Introduction: Strain helps carriers to travel faster
- \* Substrate-induced strain
- \* **Process-induced strain**
  - Contact etch-stop nitride liner (DSL)
  - Stress Memorization Technique (SMT)
  - **Embedded SiGe in S/D (e-SiGe)**
- \* Stress and Device / Circuit Implication
- \* Mobility Improvement beyond Stress Engineering
  - Channel Orientation
  - Substrate Orientation (eg. HOT)
- \* Summary



## PMOS with e-SiGe structure in S/D

- Uniaxial stress in Si channel induced by SiGe S/D
- higher hole mobility to enhance drive current




## SEM photo and SiGe grow rate

- SiGe epi growth rate in S/D is dependent on pattern density



# PMOS Ion-Ioff for e-SiGe



From iedm 05, ibm, Luo




# ❖ Outline

- \* Introduction: Strain helps carriers to travel faster
- \* Substrate-induced strain
- \* Process-induced strain
  - Contact etch-stop nitride liner (DSL)
  - Stress Memorization Technique (SMT)
  - Embedded SiGe in S/D (e-SiGe)
- \* **Stress and Device / Circuit Implication**
- \* Mobility Improvement beyond Stress Engineering
  - Channel Orientation
  - Substrate Orientation (eg. HOT)
- \* Summary


# Ion<sub>N</sub> / Ion<sub>P</sub> ratio in the Recent Technology Nodes

- Stress engineering → Ion changes → Ion<sub>N</sub> / Ion<sub>P</sub> (beta) ratio may change




# Vt shift due to longitudinal tensile stress

- Channel Stress can change the energy band gap of Si channel





# Different Active Sizes (along channel)



- STI provides longitudinal stress and affect N/P Ion.




X-direction: more compressive  
 IonN decreases,  
 IonP increases




Ion changes from large to small active size



Ion changes from large to small active size




# STI Stress Proximity Effect (Different Device Lengths)




# Different Active Sizes with different widths (bi-axial effect)


- STI provides both longitudinal and lateral stress and affect N/P Ion.




Z-direction: more compressive  
IonN decreases,  
IonP decreases




Ion changes from large to small active size



Ion changes from large to small active size




# STI Stress Proximity Effect (Different Device Widths)



# Technology development & Stress Engineering (1)


*[Stress engineering is developed early]*





# Technology development & Stress Engineering (2)

[Stress engineering is developed a little bit late]



## Technology development & Stress Engineering (3) [Device adjustment]

Stress engineering will change the devices:

- 1)  $I_{on}$
- 2)  $V_t$  and  $I_{off}$

The change will be also dependent on

- i) Active area dimension (longitudinal and lateral)
- ii) Device length and width

Pre-manufacturing

*a) Device re-centering*

*b) Additional mask*

*\* different circuit region (eg. SRAM array)  
may have different device centering conditions*

*c) SRAM stability & yield consideration*

*\* Device centering to provide good read  
stability and writability margin*

Time

## Technology development & Stress Engineering (4) [Other consideration]

### i) Extra fabrication process.

It may involve :

- a) substrate preparation;
- b) nitride deposition → process temperature, thickness, stress level, conformity
- c) extra annealing → this may affect dopant activation /  
deactivation and device reliability (eg hot carrier);
- d) lithography;
- e) dry etch / wet etch;
- f) implantation.

### ii) Ground rule consideration, especially in the SRAM cell.

### iii) Critical path and circuit performance.


### iv) Stress Monitoring by electrical device data and in-line stress monitoring procedure.

### v) Fabrication process: cycle time, repeatability, uniformity, cost and yield.


# ❖ Outline

- \* Introduction: Strain helps carriers to travel faster
- \* Substrate-induced strain
- \* Process-induced strain
  - Contact etch-stop nitride liner (DSL)
  - Stress Memorization Technique (SMT)
  - Embedded SiGe in S/D (e-SiGe)
- \* Stress and Device / Circuit Implication
- \* **Mobility Improvement beyond Stress Engineering**
  - **Channel Orientation**
  - Substrate Orientation (eg. HOT)
- \* Summary


# 0 vs 45 deg notch




# <110> (0deg notch) pMOS mobility is *very sensitive* to longitudinal stress



# <100> (45deg notch) pMOS mobility is *insensitive* to longitudinal stress





# Both $\langle 110 \rangle$ (0 deg) and $\langle 100 \rangle$ (45deg notch) nMOS mobilities are *very sensitive* to longitudinal stress







# <100> pMOS is not sensitive to STI proximity stress



# ❖ Outline

- \* Introduction: Strain helps carriers to travel faster
- \* Substrate-induced strain
- \* Process-induced strain
  - Contact etch-stop nitride liner (DSL)
  - Stress Memorization Technique (SMT)
  - Embedded SiGe in S/D (e-SiGe)
- \* Stress and Device / Circuit Implication
- \* **Mobility Improvement beyond Stress Engineering**
  - Channel Orientation
  - **Substrate Orientation (eg. HOT, DSB)**
- \* Summary


## (100) and (110) wafers




Note:  $\langle 110 \rangle$  and  $\langle 001 \rangle$  channel in (110) substrate have different mobility enhancement.

# Carrier Mobility Dependence on Surface Orientation

Holes



Electrons




Electron mobility is highest on (100) surface


Hole mobility is highest on (110) surface

→ Combine the (100) and (110) surfaces to obtain the highest mobility for electrons and holes


# CMOS fabrication on Substrates with Hybrid Orientation (1)



Step 1: Thin oxide & nitride deposition




Step 2: SOI/BOX stack etching and spacer formation




Step 3: Si epitaxy, CMP and recess


# CMOS fabrication on Substrates with Hybrid Orientation (2)



Step 4: Thin nitride & oxide strip



Step 5: Shallow trench isolation




Step 6: Continue CMOS fabrication

# CMOS Structure Using HOT

## Type A

pMOS on  
(110) SOI


nMOS on  
(100) epi-Si



## Type B


nMOS on  
(100) SOI

pMOS on  
(110) epi-Si



Key Process Step	Type A	Type B
Selective Epitaxy	grow (100) Si	grow (110) Si
layer transfer @ bonding	in (110) Si	in (100) Si



# Carrier Mobility Dependence on Surface Orientation



- pMOS on (110) surface and nMOS on (100) surface
- Forming hybrid substrate using wafer bonding and Si epitaxy – One additional litho level
- Planar structure, fully compatible with standard CMOS processes




# Performance of CMOS on Bulk Silicon Substrates




	PMOS $\Delta I_{on}$	NMOS $\Delta I_{on}$
$I_{off} = 100 \mu A/\mu m$	+20%	-35%
$I_{off} = 10 nA/\mu m$	+26%	-50%


# HOT NMOS has same $I_{on}$ as conventional bulk NMOS and bulk SOI.





# Carrier mobilities in (100) and (110) substrates are both sensitive to longitudinal stress in channel.




# PMOS on (110) substrate performance is further enhanced by stress engineering



# Mobility Enhancement is dependent on device orientation





# Ring Oscillator Delay is improved by higher PMOS Ion with HOT process




	NMOS	PMOS
A	(100) SOI Tens liner	(100) SOI Neutral liner
B	(100) SOI Tens liner	(110) bulk Neutral liner
C	(100) SOI Tens liner	(110) bulk Comp liner

# DSB – Direct silicon Bonding


**HOT**  
(p=bulk, n = SOI)




**DSB**  
(n/p = bulk)



Step 1: (110)/(100) DSB



Step 2: selective implant





Step 3: SPE & CMOS

*SPE=solid phase epitaxy*



# pFET performance comparison



- pFETs on DSB shows 35% enhancement compared to (100)


- Ring oscillator speed is improved by higher pFET  $I_{on}$  in DSB.

*DSB=direct silicon bonding  
SPE=soild phase epitaxy*




# (100) vs (110) substrates: vector notation

- don't be confused by <110> channel in (100) Substrate and (110) substrate



# 0 deg vs 45 deg on (100) wafer: vector notation



# ❖ Outline

- \* Introduction: Strain helps carriers to travel faster
- \* Substrate-induced strain
- \* Process-induced strain
  - Contact etch-stop nitride liner (DSL)
  - Stress Memorization Technique (SMT)
  - Embedded SiGe in S/D (e-SiGe)
- \* Stress and Device / Circuit Implication
- \* Mobility Improvement beyond Stress Engineering
  - Channel Orientation
  - Substrate Orientation (eg. HOT)
- \* **Summary**

## Summary

	NMOS	PMOS	Disadvantage & limitation
<b>Biaxial Tensile Strain</b>	↑	↑	Extra cost on substrate, difficulty in substrate preparation, integration, & device design.
<b>Contact etch-stop liner (DSL)</b>	↑	↑	Extra steps in integration, ground rule consideration
<b>SMT</b>	↑	o	Extra steps in integration
<b>e-SiGe</b>	o	↑	High process complexity, difficulty in epi-growth, yield
<b>Substrate Orientation (HOT, DSB)</b>	o	↑	Extra Cost on hybrid substrate, extra steps eg. Epi to prepare isolation
<b>Channel Orientation (&lt;100&gt;, 45deg)</b>	o	↑	No further improvement in PMOS current

## Acknowledgement

IBM SRDC System and Technology Group,  
IBM Yorktown Research,  
ICIS alliance (IBM, Chartered, Infineon, Samsung),  
ASTA alliance (IBM, AMD, Sony, Toshiba)