

IBM Corporation

Strain for CMOS performance Improvement

+<u>Victor Chan</u>, +Ken Rim, #Meikei leong, +Sam Yang, +Rajeev Malik, ‡Young Way Teh, #Min Yang, #Qiqing (Christine) Ouyang

> +IBM Systems & Technology Group, #IBM Research Division, T. J. Watson Research Center and ‡Chartered Semiconductor Mfg. Ltd

IBM Semiconductor Research and Development Center (SRDC)

Hopewell Junction, NY 12533

	_		-		
	_				-
Summer Pro-	1				_
1000	-	-	-	-	-
		-	1	-	-
and the second s	_	-			-
	_		1000		

Outline

- Introduction: Strain helps carriers to travel faster
- Substrate-induced strain *
- Process-induced strain *

 - Contact etch-stop nitride liner (DSL)
 Stress Memorization Technique (SMT)
 - Embedded SiGe in S/D (e-SiGe)
- * Stress and Device / Circuit Implication
- Mobility Improvement beyond Stress Engineering *
 - Channel Orientation
 - Substrate Orientation (eg. HOT, DSB)

Summary



Outline

- * Introduction: Strain helps carriers to travel faster
- * Substrate-induced strain
- * Process-induced strain
 - Contact etch-stop nitride liner (DSL)
 - Stress Memorization Technique (SMT)
 - Embedded SiGe in S/D (e-SiGe)
- * Stress and Device / Circuit Implication
- * Mobility Improvement beyond Stress Engineering
 - Channel Orientation
 - Substrate Orientation (eg. HOT)

* Summary



Mechanical Stress: basic

Material A (tens/comp) (eg. Nitride)

Material B (eg. Si)

Due to material mismatch of A & B
 from material composition, element
 size / volume and thermal
 expansion rate, A will introduce
 mechanical stress to B.





		-		
	-		-	
Summer Street	-			
1000	-	-	-	-
	-	-		
-	-	-		
				1

Mechanical Stress : many ways



- Many different ways
- Stress transfer dependent on
 - material A deposition / growth condition (eg. process temp, material)
 - subsequent steps (eg. annealing, implantation)





Electrons have higher mobility in Strained (biaxial tensile) Si



In Strained Si, i) *m*^{*} (effective mass) is smaller → higher mobility ii) split energy band → less inter-valley scattering → higher mobility





Holes have higher mobility in Strained (biaxial tensile) Si



In Strained Si, i) m^* (effective mass) is smaller \rightarrow higher mobility ii) split energy band \rightarrow less carrier scattering \rightarrow higher mobility

	_		-			
	_					-
1 and 1	1				_	
and the	-	-	-	-	1	
	-		-	-	-	
-	The second second	-	-			
	_		-		-	

Desired uni-axial stress on CMOS performance



		NMOS	PMOS
Longitudinal	X	Tensile	Compressive
Transverse	Y	Tensile	Tensile
Si Depth	Ζ	Compressive	Tensile

_			-	-
and the second se				and the second second
1.0			_	
-	-			
	1			
	-	والشعوي		

Longitudinal stress provides different drive current



Victor Chan, IBM SRDC



Technology in this presentation

IBM 90 / 65nm CMOS technology





Outline

- * Introduction: Strain helps carriers to travel faster
- * Substrate-induced strain
- Process-induced strain
 - Contact etch-stop nitride liner (DSL)
 - Stress Memorization Technique (SMT)
 - Embedded SiGe in S/D (e-SiGe)
- * Stress and Device / Circuit Implication
- * Mobility Improvement beyond Stress Engineering
 - Channel Orientation
 - Substrate Orientation (eg. HOT)

* Summary

and the second s			and the second
1. Ale 1.	1000	-	
1000	-	and the local division of the local division	-
	and strength of the local division of the lo		-
- Summer of	Read Provent		-
	-	Concession in the	

Strain in Si-based Heterostructures

Cubic Lattice at Equilibrium



Pseudomorphically Grown Epitaxial Layers





Schematic diagram to show three ways of formation of strained Si MOS devices

c) Strained-Si Directly On Strained Si/SiGe b) SiGe-on-Insulator (SGOI) a) Insulator (SSDOI) MOSFET on bulk wafer Strained Si Strained Si Strained Si SiGe SiGe **Buried** oxide **Buried** oxide Si substrate Si substrate Si substrate K. Rim, VLSI 2002, B. H. Lee IEDM 2002, K. Rim *IEDM* 2003

Fort Collins, Jan 27

Page 13

		_		
-	-	_		-
Sec. 1	Sec. 1	-		
-			=	-
				-

NMOS shows benefits with biaxial tensile strained Si with 13% & 28% Ge

• Higher NMOS Ion improvement with higher % Ge.



Victor Chan, IBM SRDC

	_	-		-
-	-	1.00		_
1	-			
	-	1	-	-
-				-

<u>PMOS</u> shows benefits with Biaxial Tensile Strained Si with 28% Ge

• pMOS lon only improved with high % Ge in SiGe, eg. > 20%.



_	=	==		_
	Ē			
			Ŧ	

% Ge vs mobility



Victor Chan, IBM SRDC



Outline

- Introduction: Strain helps carriers to travel faster
- Substrate-induced strain
- **Process-induced strain** * - Contact etch-stop nitride liner (DSL)

 - Stress Memorization Technique (SMT
 Embedded SiGe in S/D (e-SiGe)

TBM

Tensile Nit

Ν

Ion enhancement using stress liner compared to neutral liner (non-stressed process) for <u>nMOS</u>

• nMOS Ion improves with higher Tensile nitride liner



H. S. Yang, IEDM 2004 Page 18

Victor Chan, IBM SRDC

IBM

Comp Nit

Ρ

Ion enhancement using stress liner compared to neutral liner (non-stressed process) for pMOS

• pMOS Ion improves with higher Compressive nitride liner



H. S. Yang, IEDM 2004 Page 19

Victor Chan, IBM SRDC



SEM cross-section of an SRAM cell features tensile and compressive liner in NMOS and PMOS respectively

• IBM powerPC [™] micro-processor Fmax vs power improves 7 % with DSL due to higher current.



Victor Chan, IBM SRDC

Fort Collins, Jan 27

H. S. Yang, IEDM 2004 Page 20



Nitride film stress changes after annealing

- Nit film stress tends to be tensile after annealing
- Annealing temperature will affect hot-carrier reliability





Nitride film stress will be relaxed after Ge implant



- Ge implantation destroys and relaxes nit film
- Nit film stress tends to be tensile after annealing





Outline

- * Introduction: Strain helps carriers to travel faster
- * Substrate-induced strain
- * Process-induced strain
 - Contact etch-stop nitride liner (DSL)
 - Stress Memorization Technique (SMT)
 - Embedded SiGe in S/D (e-SiGe)
- * Stress and Device / Circuit Implication
- Mobility Improvement beyond Stress Engineering
 Channel Orientation
 - Substrate Orientation (eg. HOT)

* Summary

	_		-		
and the second s					-
Suma State					_
1000	-	-	1000	-	-
	-				
and the second s	_	-			-
			-		

Integration process of SMT



Victor Chan, IBM SRDC

Fort Collins, Jan 27

Page 24



SMT vs DSL

	SMT	contact end-stop liner
Sensitive to Nitride material (stress, thickness)	yes	yes
Require Annealing (dependent on annealing temperature and ramp rate)	yes	No
Sensitive to a-Si layer (from extension & S/D implant, dependent on implant species, dose, energy)	yes	some
Sensitive to transistor profile (eg. gate height, spacer shape and material)	yes	yes

	-				-
-	-				_
					-
	-	-	-	-	-
-		-			

SMT annealing

Purpose of annealing:

i) Tensile transfer from nitride to Si channel through amorphorization layer in S/D, extension and poly gate.

ii) a-Si crystallization



Victor Chan, IBM SRDC

	-	1		-
and the second se				
	1000			_
	-	1		and the second
- The second second			-	
	-	-		

<u>NMOS: 15% current improvement with</u> Disposable Tensile Stressor



Victor Chan, IBM SRDC

Fort Collins, Jan 27

Page 27

-		-	
1 and 1	the state of the s		
-	-	-	
	-		party street
			-
			and the second se

SMT benefit with different types of Nitiride stressor

• Stress properties of nitride material is changed after annealing





Outline

- Introduction: Strain helps carriers to travel faster
- Substrate-induced strain
- **Process-induced strain** *

 - Contact etch-stop nitride liner (DSL)
 Stress Memorization Technique (SMT)
 Embedded SiGe in S/D (e-SiGe)

				1
and the second se				
			-	
	-		and the second second	-
- International				
	-	1.0		

PMOS with e-SiGe structure in S/D

- Uniaxial stress in Si channel induced by SiGe S/D
- higher hole mobility to enhance drive current





SEM photo and SiGe grow rate

• SiGe epi growth rate in S/D is dependent on pattern density



	_	-			-
100	-				
1.00		-			
		-			
_	-	-	-	1	-

PMOS Ion-loff for e-SiGe



From iedm 05, ibm, Luo

Victor Chan, IBM SRDC

Fort Collins, Jan 27

Page 32

	_		-		
and the second s					-
Suma State					_
1000	-	-	1000	-	-
	-				
and the second s	_	-			-
			-		

Outline

- * Introduction: Strain helps carriers to travel faster
- * Substrate-induced strain
- * Process-induced strain
 - Contact etch-stop nitride liner (DSL)
 - Stress Memorization Technique (SMT)
 - Embedded SiGe in S/D (e-SiGe)
- * Stress and Device / Circuit Implication
- Mobility Improvement beyond Stress Engineering
 Channel Orientation
 - Substrate Orientation (eg. HOT)

* Summary

-	-	-	-		
1	-	-	-		
_	-	_		-	-
	-	-			

Ion_N / Ion_P ratio in the Recent Technology Nodes

Stress engineering → Ion changes → Ion_N / Ion_P (beta) ratio may change



Victor Chan, IBM SRDC



Vt shift due to longitudinal tensile stress

• Channel Stress can change the energy band gap of Si channel





Different Active Sizes (along channel)





STI Stress Proximity Effect (Different Device Lengths)



Victor Chan, IBM SRDC

Fort Collins, Jan 27

V. Chan, *IEDM* 2003 Page 37



Different Active Sizes with different widths (bi-axial effect)

• STI provides both longitudinal and lateral stress and affect N/P Ion.



Ion changes from large to small active size



Victor Chan, IBM SRDC

TBM

STI Stress Proximity Effect (Different Device Widths)





Technology development & Stress Engineering (1) [Stress engineering is developed early] **Pre-manufacturing Base Line Development** Develop Strained Si Modify Device model Mask tape-out after mobility Fabrication Process (additional mask may be enhancement; include required) STI stress proximity model Circuit adjustment Stress Engineering Discovery **Circuit Design** Time Victor Chan, IBM SRDC Fort Collins, Jan 27 Page 40



Technology development & Stress Engineering (2) [*Stress engineering is developed a little bit late*]





Technology development & Stress Engineering (3) [Device adjustment]

Stress engineering will change the devices:

- 1) lon
- 2) Vt and loff

The change will be also dependent on

- i) Active area dimension (longitudinal and lateral)
- ii) Device length and width

Pre-manufacturing

- a) Device re-centering
- b) Additional mask
 * different circuit region (eg. SRAM array) may have different device centering conditions
 - c) SRAM stability & yield consideration
 - * Device centering to provide good read stability and writibility margin

Time

Victor Chan, IBM SRDC

1000	
-	
_	

Technology development & Stress Engineering (4) [Other consideration]

i) Extra fabrication process.

It may involve :

- a) substrate preparation;
- b) nitride deposition \rightarrow process temperature, thickness, stress level, conformity
- c) extra annealing \rightarrow this may affect dopant activation /

deactivation and device reliability (eg hot carrier);

- d) lithography;
- e) dry etch / wet etch;
- f) implantation.
- ii) Ground rule consideration, especially in the SRAM cell.
- iii) Critical path and circuit performance.
- iv) Stress Monitoring by electrical device data and in-line stress monitoring procedure.
- v) Fabrication process: cycle time, repeatability, uniformity, cost and yield.

		-		-
		-		
		-		-
_				
	100			
				-
			and the second se	

Outline

- * Introduction: Strain helps carriers to travel faster
- * Substrate-induced strain
- * Process-induced strain
 - Contact etch-stop nitride liner (DSL)
 - Stress Memorization Technique (SMT)
 - Embedded SiGe in S/D (e-SiGe)
- * Stress and Device / Circuit Implication
- * Mobility Improvement beyond Stress Engineering - Channel Orientation
 - Substrate Orientation (eg. HOT)
- * Summary

			-		
	-	-	-	2	-
-	-				-
	-	_		_	
-	-				
	_		-		



_	_	-			
and the second se					
1	-		-		
1000	-	_	and the second s	-	
	-		-	-	
-	Sec. 1	-	-		
	-	-	-		-

<110> (0deg notch) pMOS mobility is very sensitive to longitudinal stress



Victor Chan, IBM SRDC

Fort Collins, Jan 27

Page 46

		-	-		
	-				
		-	-		
	1			-	
_	-	_	-		-
	-	-	-		-

<100> (45deg notch) pMOS mobility is *insensitive* to longitudinal stress



Victor Chan, IBM SRDC

Fort Collins, Jan 27

Page 47

the second se	-	-	-	
1.00	Sec. 1		-	
			-	
	1	- i		
_	_		-	 _

Both <110> (0 deg) and <100> (45deg notch) <u>nMOS</u> mobilities are *very sensitive* to longitudinal stress



Victor Chan, IBM SRDC

	-		-	1	
-					
				_	
	1.000				
		-			
In case of the local division of the local d	-		-		
	-	-	-		

<100> pMOS is not sensitive to STI proximity stress



		-		-
		-		
		-		-
_				
	100			
				-
			and the second se	

Outline

- * Introduction: Strain helps carriers to travel faster
- * Substrate-induced strain
- * Process-induced strain
 - Contact etch-stop nitride liner (DSL)
 - Stress Memorization Technique (SMT)
 - Embedded SiGe in S/D (e-SiGe)
- * Stress and Device / Circuit Implication
- * Mobility Improvement beyond Stress Engineering
 - Channel Orientation
 - Substrate Orientation (eg. HOT, DSB)

* Summary





Carrier Mobility Dependence on Surface Orientation

Holes

Electrons



Electron mobility is highest on (100) surface Hole mobility is highest on (110) surface

 \rightarrow Combine the (100) and (110) surfaces to obtain the highest mobility for electrons and holes



CMOS fabrication on Substrates with Hybrid Orientation (1)





CMOS fabrication on Substrates with Hybrid Orientation (2)



100	-	-			-
1.0		-	and the second	-	
	-				
	-	-			-

CMOS Structure Using HOT



Key Process Step	Туре А	Туре В
Selective Epitaxy	grow (100) Si	grow (110) Si
layer transfer @ bonding	in (110) Si	in (100) Si

Victor Chan, IBM SRDC

Fort Collins, Jan 27

M. Yang, *IEDM* 2003, M. Yang, *VLSI* 2004 Page 55

	-	-	_	-	
100		Ξ.	100	-	
	-				

Carrier Mobility Dependence on Surface Orientation



- pMOS on (110) surface and nMOS on (100) surface
- Forming hybrid substrate using wafer bonding and Si epitaxy One additional litho level
- Planar structure, fully compatible with standard CMOS processes

_	_	-	-		_
-	-		-		
Sec. 1	-	-	-		-
- Territory	1		1.000		
	-	-		10	-

Performance of CMOS on Bulk Silicon Substrates



	_	-	-		
-	_		-		
1.00		-	-		
				_	
_		-	-		-
	_	-	-		

HOT NMOS has same lon as conventional bulk NMOS and bulk SOI.



Victor Chan, IBM SRDC

Fort Collins, Jan 27

M. Yang, *IEDM* 2003, M. Yang, *VLSI* 2004 Page 58

and the second se	-		-		
1 and 1	See 1		-		
-	-	-	-	-	-
		-		-	
	-		-		_
-				1 C 10	

Carrier mobilities in (100) and (110) substrates are both sensitive to longitudinal stress in channel.



		-	-
1 and 1	Sand Law		
	a second second		
- Anna State	1.000		
	-		

PMOS on (110) substrate performance is further enhanced by stress engineering



Victor Chan, IBM SRDC

Fort Collins, Jan 27

Page 60

			-		
-	-	-	-	-	-
100	-	-	-	-	
- 100 Aug	1		1.00	1	
	-	-	-		_

Mobility Enhancement is dependent on device orientation





Ring Oscillator Delay is improved by higher PMOS Ion with HOT process



Victor Chan, IBM SRDC







pFET performance comparison





- pFETs on DSB shows 35% enhancement compared to (100)
- Ring oscillator speed is improved by higher pFET Ion in DSB.

DSB=direct silicon bonding SPE=soild phase epitaxy



(100) vs (110) substrates: vector notation





0 deg vs 45 deg on (100) wafer: vector notation



IHM		_		-
	100	-	-	
the set out the set	-			-
	_	-		

Outline

- * Introduction: Strain helps carriers to travel faster
- * Substrate-induced strain
- * Process-induced strain
 - Contact etch-stop nitride liner (DSL)
 - Stress Memorization Technique (SMT)
 - Embedded SiGe in S/D (e-SiGe)
- * Stress and Device / Circuit Implication
- Mobility Improvement beyond Stress Engineering
 Channel Orientation
 - Substrate Orientation (eg. HOT)
- * Summary

and the second s			and the second
1. Ale 1.	1000	-	
1000	-	and the local division of the local division	-
	and strength of the local division of the lo		-
- Summer of	Read Provent		-
	-	Concession in the	

Summary

	NMOS	PMOS	Disadvantage & limitation
Biaxial Tensile Strain	t	¢	Extra cost on substrate, difficulty in substrate preparation, integration, & device design.
Contact etch-stop liner (DSL)	t	1	Extra steps in integration, ground rule considera tion
SMT	t	0	Extra steps in integration
e-SiGe	0	t	High process complexity, difficulty in epi- growth, yield
Substrate Orientation (HOT, DSB)	0	1	Extra Cost on hybrid substrate, extra steps eg. Epi to prepare isolation
Channel Orientation (<100>, 45deg)	0	1	No further improvement in PMOS current



Acknowledgement

IBM SRDC System and Technology Group,IBM Yorktown Research,ICIS alliance (IBM, Chartered, Infineon, Samsung),ASTA alliance (IBM, AMD, Sony, Toshiba)