
Challenges in Designing CMOS Wireless System-on-a-chip




David Su
Atheros Communications
Santa Clara, California

IEEE Fort Collins, March 2008

Outline

- Introduction
- Analog/RF:
 - CMOS Transceiver Building Blocks
- Digital:
 - System-on-a-chip Integration
- Conclusion

SoC Trends: GSM (1995)




Stetzler et al, ISSCC 95 (AT&T)

Integrated Transceiver with external components (e.g. filters)

IEEE Fort Collins, March 2008 - p 3

© D. Su, 2008

SoC Trends: GSM (2006)




Bonnaud et al, ISSCC 06 (Infineon)

SoC with integrated transceiver and CPU.

IEEE Fort Collins, March 2008 - p 4

© D. Su, 2008

SoC Trends: WLAN (1996)




Multi-Chip 802.11b Transceiver

Prism WLAN chipset (Harris Semi) AMD App Note (www.amd.com)

IEEE Fort Collins, March 2008 - p 5

© D. Su, 2008

SoC Trends: WLAN (2008)



Nathawad et al, ISSCC 08 (Atheros)

11a/b/g/n (2x2 MIMO) Radio SoC

IEEE Fort Collins, March 2008 - p 6

© D. Su, 2008


Advantages of SoC Integration

- ❑ Increased functionality
- ❑ Smaller Size / Form Factor
- ❑ Lower Power
 - On-chip interface
- ❑ Lower Cost
 - Single package
- ❑ Ease of use
 - Minimum RF board tuning
 - Reduced component count
→ Improved reliability

IEEE Fort Collins, March 2008 - p 7

© D. Su, 2008

Cost of WLAN Data Throughput



Zargari, 2007 VLSI Symposium Short Course Year

IEEE Fort Collins, March 2008 - p 8

© D. Su, 2008

CMOS RF Design

Advantages

- Low-cost, high-yield
- Multi-layer interconnect makes *decent* inductors
- High-level of integration supports sophisticated digital signal processing

Challenges:

- Multi-GHz: narrowband design with inductors
- No high-Q BPF: architecture + dynamic range
- Process/Temp Variation: DSP algorithms
- Reduced supply headroom: IO devices
- Noise coupling: careful design & layout

IEEE Fort Collins, March 2008 - p 9

© D. Su, 2008


CMOS Transceiver Building Blocks

- Signal Amplification
- Frequency Translation
- Frequency Selectivity

IEEE Fort Collins, March 2008 - p 10

© D. Su, 2008


Transceiver Block Diagram



IEEE Fort Collins, March 2008 - p 11

© D. Su, 2008

Tuned CMOS RF Gain stage



$$gm R_X \approx \left[\frac{2I_D}{V_{GS} - V_T} \right] \frac{Q}{\omega_o C} = \left[\frac{2I_D}{V_{GS} - V_T} \right] Q \omega_o L$$

Low power design:

- high Q
- smaller feature size technology: gm, V_{DD}

IEEE Fort Collins, March 2008 - p 12

© D. Su, 2008

LNA Design Goal


- ❑ **Low Noise Figure**
 - Sufficient gain

- ❑ **Able to accommodate large blockers**
 - Large Dynamic Range
 - Large Common-mode Rejection
 - High Linearity

IEEE Fort Collins, March 2008 - p 13

© D. Su, 2008


LNA with Cascoded Diff Pair



IEEE Fort Collins, March 2008 - p 14

© D. Su, 2008

LNA with Switchable Gain




- CMRR at RF
- Switchable gain for high DR

Zargari et al, JSSC Dec 2004 (Atheros)
IEEE Fort Collins, March 2008 - p 15

© D. Su, 2008

LNA with GM Linearization



Nonlinearity
Compensation
with two parallel
transistors

Kim et al, JSSC Jan 2004 (KAIST)

IEEE Fort Collins, March 2008 - p 16

© D. Su, 2008

CMOS Power Amplifiers

- Output power (and efficiency) depends on V_{DD}


$$P_{out} \leq \frac{V_{DD}^2}{2R_L}$$

- Lower supply voltage reduces output power
 - Cascoding (to support a higher V_{DD})
 - Parallel Combining (of lower power PAs)

IEEE Fort Collins, March 2008 - p 17

© D. Su, 2008

Cascoded Power Amplifier




Single-ended equivalent

- Cascoding advantages
 - 3.3V supply voltage
 - Stability
 - Capacitive Level-shift
 - Differential
 - Off-chip balun

IEEE Fort Collins, March 2008 - p 18

© D. Su, 2008

Cascoded Power Amplifiers



$$P_{MAX} = 22 \text{ dBm}$$


$$P_{OFDM} = 17.8 \text{ dBm (BPSK)}$$

Zargari et al, JSSC Dec 2002 (Atheros)

IEEE Fort Collins, March 2008 - p 19

© D. Su, 2008


Power Amplifiers with Parallel Amplification



IEEE Fort Collins, March 2008 - p 20

© D. Su, 2008


Power Amplifiers with Parallel Amplification



IEEE Fort Collins, March 2008 - p 21

© D. Su, 2008

Power Amplifiers with Parallel Amplification




Shirvani et al, JSSC June 2002 (Stanford)

IEEE Fort Collins, March 2008 - p 22

© D. Su, 2008

Power Amplifiers with Parallel Amplification



Shirvani et al, JSSC June 2002 (Stanford)

IEEE Fort Collins, March 2008 - p 23

© D. Su, 2008

PA Peak to Average Ratio


- Improved spectral efficiency (higher bits per Hz)
 - Large peak to average ratio
 - reduces power efficiency of the PA
- Example: 802.11a/g OFDM has PAR of 17dB
 - Class A efficiency of ~ 1%
 - Infrequent signal peaks
 - 16-QAM OFDM, PAR of 6dB degrades SNR by only 0.25dB*
 - Class A Efficiency ~ 12%
 - 64-QAM OFDM, PAR of 12dB is needed
 - Class A Efficiency ~ 3%

* Van Nee & Prasad, OFDM for Wireless Multimedia Communications, Artech House, 2000

IEEE Fort Collins, March 2008 - p 24

© D. Su, 2008

Power Amplifiers with Dynamic Bias




64-QAM OFDM
Efficiency ~ 10%

Zargari et al, JSSC Dec 2004 (Atheros)

IEEE Fort Collins, March 2008 - p 25

© D. Su, 2008

Power Amplifiers with Dynamic Bias




Zargari et al, JSSC Dec 2004 (Atheros)

IEEE Fort Collins, March 2008 - p 26

© D. Su, 2008


Polar Modulated Power Amplifier



IEEE Fort Collins, March 2008 - p 27

© D. Su, 2008

Digitally Modulated Polar Power Amplifier




Kavousian et al, ISSC 2007 (Stanford)

IEEE Fort Collins, March 2008 - p 28

© D. Su, 2008

Digitally Modulated Polar Class-A Power Amplifier



Kavousian et al, ISSC 2007 (Stanford)

- Bandwidth: 20MHz
- Frequency: 1.6GHz
- EVM: -26.8dB
- Power: 13.6dBm

IEEE Fort Collins, March 2008 - p 29

© D. Su, 2008


Frequency Translation

- RF \leftrightarrow Baseband
- Architecture:
 - Superhetrodyne
 - Sliding IF, low IF, Direct Conversion
- Components:
 - Mixers:
 - Active or Passive (lower power)
 - Local Oscillator:
 - Frequency Synthesizer

IEEE Fort Collins, March 2008 - p 30

© D. Su, 2008

Active CMOS mixer




Brandolini et al, ISSCC 2005 (Univ of Pavia)

IEEE Fort Collins, March 2008 - p 31

© D. Su, 2008

Passive CMOS Mixer




Mehta et al, ISSCC 2006 (Atheros)

IEEE Fort Collins, March 2008 - p 32

© D. Su, 2008

Frequency Synthesizer




Terrovitis et al, ISSCC 2004 (Atheros)

IEEE Fort Collins, March 2008 - p 33

© D. Su, 2008

Voltage Controlled Oscillator




Terrovitis et al, ISSCC 2004 (Atheros)

IEEE Fort Collins, March 2008 - p 34

© D. Su, 2008

Measured Phase Noise



Terrovitis et al, ISSCC 2004 (Atheros)

IEEE Fort Collins, March 2008 - p 35

© D. Su, 2008


Frequency Selectivity

- ❑ **Superhetrodyne conversion**
 - IF filtering:
 - external SAW filter expensive
 - On-chip RF/IF high-Q filtering difficult
- ❑ **Direct conversion**
 - Baseband filtering:
 - Modest filtering to avoid anti-aliasing
 - Blocker filtering in digital domain

IEEE Fort Collins, March 2008 - p 36

© D. Su, 2008

Anti-alias Low-pass gm-C Filter




Zargari et al, JSSC Dec 2004

IEEE Fort Collins, March 2008 - p 37

© D. Su, 2008

System-on-a-Chip Integration



- ❑ Digital Power Consumption
- ❑ Digital Calibration techniques
- ❑ Noise Coupling

IEEE Fort Collins, March 2008 - p 38

© D. Su, 2008

Digital Power Consumption

- ❑ Digital circuits (PHY, MAC, CPU, IO, memory) occupies most of the area of a wireless SoC:

- ❑ Reducing active digital power
 - Lower supply voltage
 - Lower interconnect capacitance
 - Small geometry CMOS
 - Clock gating of inactive digital logic

IEEE Fort Collins, March 2008 - p 39

© D. Su, 2008

Digital Leakage Power

- ❑ Transistor leakage current has increased dramatically with technology scaling
- ❑ Leakage current reduction
 - Customized low-power (LP) process
 - Circuit techniques:
 - Transistor stacking
 - Multiple threshold voltages
 - Dynamically adjusted threshold (backgate bias)
 - Multiple supply voltages
 - Dynamically adjusted supply voltages

IEEE Fort Collins, March 2008 - p 40

© D. Su, 2008

Digital Calibration Issues

- Digital logic to compensate/correct for imperfections of analog and RF circuits can enable:
 - Lower power, smaller area, improved reliability of analog/RF
- Desired properties of calibration:
 - Independent of temperature, aging, frequency
 - Inexpensive (in area and power) to implement
 - Do not interfere with system performance
- Wireless SoC advantage:
 - Calibration building blocks already exist on-chip: transmitter and receiver, data converters, and CPU
 - No package pin limitation

IEEE Fort Collins, March 2008 - p 41

© D. Su, 2008


Calibration Techniques

- Test Signal
 - Rx Gain: Thermal noise
 - Rx I/Q mismatch: Live Rx traffic
 - Tx carrier leak: Dedicated test signals from DAC
 - Receive filter bandwidth: RF loop back
- Observation Signal
 - ADC outputs
 - Comparator outputs
- Tuning Mechanism
 - Dedicated DAC
 - Selectable capacitors, resistors, transistors

IEEE Fort Collins, March 2008 - p 42

© D. Su, 2008

Example: Tx Carrier Leak




- ❑ Test signal: Tx DAC
- ❑ Observation signal: RF loop back to Rx ADC
- ❑ Tuning: Carrier Leak Correction at Tx DAC input

IEEE Fort Collins, March 2008 - p 43

© D. Su, 2008

Noise Coupling



IEEE Fort Collins, March 2008 - p 44

© D. Su, 2008

Digital Noise Source

- ❑ Reduce noise by turning off unused digital logic
- ❑ Clock gating
- ❑ Avoid oversized digital buffers
- ❑ Stagger digital switching
 - Avoid large number of digital pads switching simultaneously
 - Avoid switching digital logic at the same sampling instance of sensitive analog

IEEE Fort Collins, March 2008 - p 45

© D. Su, 2008

Noise Coupling Mechanism

- ❑ Supply noise coupling
 - Separate or star-connected power supplies
- ❑ Capacitive coupling to sensitive signals and bias voltages
 - Careful routing of signal traces to reduce parasitic capacitance
 - Use ground return-path shields
- ❑ Substrate coupling induced V_{TH} modulation
 - Low-impedance substrate connection
 - Guard rings
 - Physical separation
 - Deep Nwell

IEEE Fort Collins, March 2008 - p 46

© D. Su, 2008

Noise Destination

- ❑ Increase immunity of sensitive analog and RF circuits
 - Fully differential topology
- ❑ Dedicated on-chip voltage regulators
- ❑ Avoid package coupling by keeping sensitive nodes on chip
(Example: VCO control voltage)

IEEE Fort Collins, March 2008 - p 47

© D. Su, 2008

Conclusions

- ❑ CMOS has become the technology of choice for integrated radio systems
- ❑ Integrating a radio in mixed-Signal System-on-a-Chip is no longer a dream but a reality
- ❑ Wireless SoC can provide significant advantages in size, power, and cost

IEEE Fort Collins, March 2008 - p 48

© D. Su, 2008

Continuing Challenges

- ❑ **Wireless SoCs with integrated radios will be as ubiquitous as today's mixed-signal SoCs with integrated ADC**
- ❑ **Multi-mode radios to support several wireless standards**
- ❑ **Challenge of radio designers will still be:**
 - Power consumption / Battery life
 - Range
 - Data rate
 - Cost

IEEE Fort Collins, March 2008 - p 49

© D. Su, 2008

Acknowledgments

- ❑ **Many of the slides are based on previous presentations from Atheros Communications, especially those by:**

**Masoud Zargari,
Manolis Terrovitis,
Srenik Mehta,
William Si,
William McFarland,
Lalitkumar Nathawad
of Atheros Communications**

IEEE Fort Collins, March 2008 - p 50

© D. Su, 2008