

IBM Research

Topics in Design and Analysis of High Data Rate SERDES Systems

Troy Beukema IBM T. J. Watson Research Center Yorktown Heights, NY

IEEE SSCS, Denver Section Seminar | Fort Collins, CO September 2009

Table of Contents

Introduction

- S-Parameter Overview
- Link Models
- Performance Analysis
- Line Equalization
- Clock and Data Recovery
- Jitter Analysis
- 20-25Gb/s I/O Systems
- Digital/ADC I/O
- Appendix



Introduction : Drivers of High Data Rate Interconnect

Observation : there is **no end** to the desire for higher interconnect bandwidth!



Data Interconnect Applications



Point-to-Point SERDES I/O Architecture



Why Use SERDES I/O Architecture?

- 1) Impossible to escape chip with N * L parallel lines due to package pin density limits
- 2) Data skew for wide parallel synchronous buses becomes a problem at high data rates
- Clock Recovery/Equalization on L lines needed instead of N * L lines : Simplifies receiver
- 4) Point-to-Point impedance-controlled I/O eliminates signal degradation from parallel "stub bus"

Anatomy of a Backplane Serial Interconnect System



IBM

Table of Contents

- Introduction
- S-Parameter Overview
- Link Models
- Performance Analysis
- Line Equalization
- Clock and Data Recovery
- Jitter Analysis
- 20-25Gb/s I/O Systems
- Digital/ADC I/O
- Appendix



Channel Models with S-Parameters

I/O system performance analysis typically starts with Scattering (S)-parameter descriptions of the frequency response of the application channel and I/O core.



S-Parameter/Frequency-Domain Based Link Modeling



Basic "End-to-End" Serial Channel

Each component of the serial link is modeled as an S-parameter, or possibly a rational s-plane pole/zero model

The "End-to-End" channel is found by cascading the S-parameters

After cascading the S-parameters, the channel time-domain impulse response is found using a Frequency to Time Transform.

S-parameter models are typically created by a combination of the IC Manufacturer (IC and package models) and the system OEM (backplane+ daughter-cards)

R 31-



Power of S-Parameters : Efficiently Describe Parallel Bus N-Port Models



Sources of S-Parameters



Advantages of S-parameters based channel analysis :

"Real" hardware brought into computer simulations through VNA measurements Unifies disparate link building blocks to one common format

Disadvantages :

Need linear channel assumption

Invalid s-parameters easy to generate

(bad/noisy/miscalibrated measurements or invalid 2D/3D EM models) May require causality-passivity correction before use



Formal S-Parameter Definition and N-Port Matrix Representation

S-Parameters are defined as the ratio of a signal level transmitted out of a port to an incident signal sent into an excitation port, where all ports are terminated in a fixed impedance called the reference impedance.



See Appendix A.1 for Derivation of S-Parameters from Port Node Voltages



4-port S-parameters and Mixed-Mode S-Parameter Representation

Most high rate SERDES systems use differential signaling, where a signal is Encoded as P-N where P is the voltage on a positive line and N is the voltage on a negative line. A 4-port S-parameter can describe this differential channel.

Odd In / Even Out preferred port numbering convention :



See Appendix A.2 for conversion between single-ended and mixed-mode s-parameter formats



Mixed Mode Matrix Representation

There is no standard convention for storing mixed-mode S-parameters!

All of these matrices represent the same S-parameter information in different formats :

Single-Ended S-parameters Matrix								
_	_1	2	3	4				
1	S11	S12	S13	S14				
2	S21	S22	S23	S24				
3	S31	S32	S33	S34				
4	S41	S42	S43	S44				

Mixed-Mode S-parameters Matrix #2

D1C1D2C2D1SDD11 SDC11 SDD12 SDC12C1SCD11 SCC11 SCC12 SCC12D2SDD21 SDC21 SDD22 SDC22C2SCD21 SCC21 SCD22 SCC22

Mixed-Mode S-parameters Matrix #1							
	D1	D2	C1	C2			
D1 D2 C1 C2	SDD11 SDD21 SCD11 SCD21	SDD12 SDD22 SCD12 SCD22	SDC11 SDC21 SCC11 SCC21	SDC12 SDC22 SCC12 SCC22			

Mixed-Mode S-parameters Matrix #3

	_ 11	12	21	22 _
D1D2	SDD11	SDD12	SDD21	SDD22
D1C2	SDC11	SDC12	SDC21	SDC22
C1D2	SCD11	SCD12	SCD21	SCD22
C1C2	_SCC11	SCC12	SCC21	SCC22

Use of mixed-mode S-parameters in model data-bases, or as input to simulators is not recommended : **Probability (getting wrong answer) =~1**, with no warnings!



Transport Parameters

Transport Parameters re-arrange the s-parameter port variables so inputs are on LHS and outputs on RHS. This enables two series transport-parameters to be cascaded.



B1 = S11 A1 + S12 A2 B2 = S21 A1 + S22 A2 B1 = T11 A2 + T12 B2 A1 = T21 A2 + T22 B2

See Appendix A.3 for conversion between 2-port T and S parameters

Intermediate Line Probes with S-Parameters

Package

Intermediate Line Probe at RxBGA

Intermediate line probes enable observation of Rx BGA pin or Tx BGA, etc. for compliance tests

Analysis Procedure :

- 1) Cascade Link from port 1 to port P
- 2) Cascade load from port P to port L
- 3) Convert load cascade to an appropriate input load
- 4) Cascade input load to end of first cascade

Line

5) Cascade -50 ohm load to remove s-parameter probe impedance at probe point





Multidrop Cascading with S-Parameters

Multi-Drop Cascade ("Stub" Channel Analysis)



Multi-Drop Cascades enable analyzing 1-to-Many bus structures, typically found in "legacy" interconnect designs

Analysis Procedure :

- 1) Cascade Link from port 1 to port M
- 2) Cascade multidrop load from port M to port 3
- 3) Convert load cascade to an appropriate input load
- 4) Cascade input load of M->3 load
- 5) Finish cascading link from port M to 2

Checking Validity of S-Parameters : Passivity Requirement



3) All the S-parameter frequency responses must satisfy : Sij(jw) = conj(Sij(-jw))

Reference : "Stability, Causality, and Passivity in Electrical Interconnect Models", Triverio et. al., IEEE TRANSACTIONS ON ADVANCED PACKAGING, VOL. 30, NO. 4, NOVEMBER 2007, pp. 801-803

Causality of (S-Parameter) Frequency Responses



-or causality to hold, ho(t) = sgn(t) he(t), -> Ho(f) = $F{sgn(t) he(t)} = F{sgn(t)} conv He(f)$ also, he(t) = sgn(t) ho(t), -> He(f) = $F{sgn(t) ho(t)} = F{sgn(t)} conv Ho(f)$

Hilbert Transforms

Hazard :

Many model-generated and measured S-parameters do not satisfy the causality constraint and require numerical correction! Non-causality can arise from "non-causal" models or measurement errors.



Some S-parameter Mistakes to Avoid

1) Cascading differential 2-ports is not the same as a 4-port differential cascade



2) Do not use floating sources to measure differential s-parameters in simulators



This has been seen in commercial EDA tools!

3) Do not leave ports floating when making crosstalk measurements



Victim and aggressor ports need termination on both input and output for valid crosstalk measurements







USEFUL SAMPLING GRIDS (START and STEP the same) : 5MHz to 20GHz in 5MHz STEPS (4000 POINTS) 10MHz to 20GHz in 10MHz STEPS (2000 POINTS) 20MHz to 20GHz in 20MHz STEPS (1000 POINTS)

¹P. Triverio, S. Grivet-Talocia, "Causality-constrained interpolation of tabulated frequency responses" http://www.emc.polito.it/publications/file/cnf-2006-epep-DCreconstruction.pdf

Efficiency of S-Parameter Cascade Analysis vs. Nodal Analysis



Cascade analysis : B * O(3) for N-ports = $B * N^3$

Nodal Analysis : (B+1) * (N/2) NODES =~ BN/2 NODES, O(3) <- (BN/2)³

Complexity Ratio = $B^2 / 8$, for B = 10-20 elements, speed ratio = 10-50

S-Parameter Cascade Analysis 10X to 50X faster than Nodal Analysis 36-port cascades readily concatenated on 2G SSE Laptops in ~minutes



Summary of S-Parameters for Link Modeling

Major Advantages :

+Describes "real" hardware measurements in addition to models
+Models coupling in wide data buses
+Can describe both passive line elements and active circuits : captures the "end-to-end" link.
+Versatile analysis capability : multidrop links, intermediate line probes

+Computationally efficient in solving wide bus problems

Some Disadvantages :

-Linear channel assumption

-Finite frequency range, accuracy of s-parameters at low and high frequency can degrade in both measurements and models

Some Caveat Emptors :

*Beware of invalid passivity and causality, undersampling, and insufficient frequency range : many s-parameters in the wild are inconsistent / invalid due to one or more of these problems.
*No standard storage convention for Differential Mode : confusing and prone to resulting in misuse/wrong answers

IBM

Table of Contents

- Introduction
- S-Parameter Overview
- Link Models
- Performance Analysis
- Line Equalization
- Clock and Data Recovery
- Jitter Analysis
- 20-25Gb/s I/O Systems
- Digital/ADC I/O
- Appendix

A Parametric RLGC Transmission Line Model





S-Parameter Derivation from RLGC Models



¹See Appendix A.4 for computation of S11 and S21 from Zo and γ

A Coupled Line RLGC Transmission Line Model



Capacitive and Inductive Coupling Responses



Topics in Design and Analysis of High Data Rate SERDES Systems | IEEE SSCS Seminar Fort Collins, CO | Sep. 2009



A Differential Signaling Coupling Example

8-port differential coupling model built from 3 4-port coupled lines





Concatenated 8-Port Net Model with Via Coupling FEXT and NEXT

FEXT is normally much smaller than NEXT since it is attenuated along with signal on line.



Topics in Design and Analysis of High Data Rate SERDES Systems | IEEE SSCS Seminar Fort Collins, CO | Sep. 2009



Impedance Discontinuity from Via



Via length and number must be minimized in high data rate systems!

IC Modeling with S-Parameters



Forward Transmission : Derive S21/S42 from Step Response (111111100000000 data)

Output Reflection : Measure 2-port S-parameters at ports 2 and 4 to get S44, S22, S42, S24 S-Parameters Computation : Probe latch with ideal VCVS terminated in Ro

Measure 4-port S-Parameters

Pole-Zero Behavioral Models for IC Response Modeling



Pole-Zero models are useful to represent programmable Continuous-Time Equalizers (CTEs) in SERDES ICs. In discrete-time simulators, they are easily converted to time domain digital filters via the (bilinear) Z-transform.

Pole-Zero models can also be fit to s-parameter responses, to enable transient simulators to incorporate s-parameters models.

IBM

Table of Contents

- Introduction
- S-Parameter Overview
- Link Models
- Performance Analysis
- Line Equalization
- Clock and Data Recovery
- Jitter Analysis
- 20-25Gb/s I/O Systems
- Digital/ADC I/O
- Appendix



System Performance Analysis



System Performance Analysis steps performed by Link Simulator :

- 1) Compute end-to-end channel response from channel models : -Cascade S-parameters
 - -Combine Pole-Zero models, if any, with S-Parameters
 - -Determine time-domain impulse response of channel
- 2) Determine HEYE and VEYE from channel impulse response combined with I/O core behavioral model using either pure statistical analysis, or discrete-time system simulation



h(t)

Time Conversion Example : Impulse Response of 30" RLGC T-Line



Sanity checks in time conversion :

- No significant energy in impulse for t << Tcursor (indicates possible causality problem in data)
- 2) No significant energy in impulse for t >> Tcursor (indicates possible aliasing into negative time/phase undersampling)
- 3) Rise time normally >> Fall time in a long T-line
- Back-translate to frequency domain via FFT to compare accuracy of transform


Bit Pulse Response of Channel

Bit Pulse response = Channel Impulse Response convolved with unit bit



Data response is generated by convolving signed data (impulses) with bit-pulse response. This convolution is computationally efficient and forms the basis for a fast discrete time simulator.





Data transmission viewed as a superposition of signed bit pulses

The transmitted data stream under a linear time-invariant (LTI) channel assumption is a superposition of time-delayed data-signed bit pulse responses. The ISI at data detection time is deterministic and can be derived directly from the bit-pulse response.









"Vertical Eye" Deterministic ISI Statistics

The amplitude distribution from ISI can be computed from the bit-pulse response by forming all possible combinations of ISI sums.





Non-Deterministic Noise and Crosstalk Noise Addition

Non-Deterministic amplitude noise and crosstalk noise can be added to the deterministic ISI distribution by convolving the deterministic distributions together with a Gaussian noise distribution



Non-Deterministic Deterministic Crosstalk Deterministic Data Noise Distribution **ISI** Distribution Noise Distribution P(a) P(a) P(a) P(a) CONV CONV а а а Pya(0)|d=1Pya(0)|d=-1



Sample Time Jitter Addition to Vertical Eye Statistics

The effect of clock jitter is incorporated into the HEYE and VEYE analysis by computing time-jitter weighted averages of the vertical eye distributions across the eye





HEYE and VEYE Computation

The final vertical amplitude distribution at eye center (t=0) is Pyar(0)



VEYE(t) = AO which results in BER(AO,t) = target BER VEYE = VEYE(0)

HMIN = t which results in BER(0,t) = target BER for t < 0 HMAX = t which results in BER(0,t) = target BER for t > 0 HEYE = 2 * min(|HMIN|,HMAX) (Minimum P-P Jitter Tolerance) HEYEPP = HMAX-HMIN (Maximum P-P Jitter Tolerance)



Eye Contour and Bathtub Curve

The eye contour directly shows vertical eye margin at a desired BER confidence The bathtub curve directly shows horizontal eye margin at a desired BER confidence



Final Goal! Eye Diagram + Bathtub + Eye Contour + HEYE + VEYE



Topics in Design and Analysis of High Data Rate SERDES Systems | IEEE SSCS Seminar Fort Collins, CO | Sep. 2009

Statistical Analysis vs. Discrete-Time Simulation Analysis



Advantage of Discrete-Time Simulation analysis :

+Automatically incorporates "algorithmic jitter" of receiver clock-recovery function +Can add non-linear compression easily if desired

+Can easily find effect of special data patterns (8/10 code, etc.)

no assumption of uniform random data needed

Disadvantage of Discrete-Time Simulation analysis :

-Slower : must simulate 10M bits or more before statistics start to converge

-Does not guarantee coverage of all data combinations, although "worst case" data combinations can be "forced" into the discrete-time simulation



Worst-Case Data Pattern Analysis

"Worst Case" data patterns exist for both in-channel ISI and crosstalk excitation. They are found by lining up data bit polarities with the sign of the bit-pulse responses.



Topics in Design and Analysis of High Data Rate SERDES Systems | IEEE SSCS Seminar Fort Collins, CO | Sep. 2009

IBM

Table of Contents

- Introduction
- S-Parameter Overview
- Link Models
- Performance Analysis
- Line Equalization
- Clock and Data Recovery
- Jitter Analysis
- 20-25Gb/s I/O Systems
- Digital/ADC I/O
- Appendix



Line Equalization Building Blocks



Topics in Design and Analysis of High Data Rate SERDES Systems | IEEE SSCS Seminar Fort Collins, CO | Sep. 2009

General Equalization Error Criteria for NRZ Signaling

Equalization Goal



HEYE and VEYE Error Criteria:





Minimum-Mean-Square-Error (MMSE) Equalization

MMSE Equalization finds FFE/DFE taps to minimize a mean-square error metric at the output of the equalizer



Optional Variable Delay From 0..T



Zero-Force ISI Equalization

"Zero-Force" ISI minimizes error at data and/or edge crossing¹ through ISI cancellation



¹T. Toifl, et.al "Low-Complexity Adaptive Equalization for High-Speed Chip-to-Chip Communication Paths by Zero-Forcing of Jitter Components", IEEE TRANSACTIONS ON COMMUNICATIONS, VOL. 54, NO. 9, SEPTEMBER 2006



Zero-Force Equalization Adaptation

"Zero-Force" ISI Error Criteria drives correlation of averaged ISI sign error with data to 0:





Data Correlation Problem for Zero-Force Adaptation

If two (or more) data bits which are driving a zero-force ISI adaptation are fully correlated, the ISI error is in turn fully correlated between these bits.

As a result :

- 1) There is no unique solution for single-tap ISI convergence
- 2) Data correlated tap values can wander around almost anywhere
- 3) Taps can bias from ISI far removed from actual tap



Convergence to unique solution at tap "i" requires that E{di * dj} < 1 for all j <> i

-> Do not run adaptive equalization if 100% (or extremely high) data correlation found among data bits!



Equalization of Lossy Channels

Use of receiver CTE provides a bigger received signal, since less de-emphasis needed @ Tx, and also directly helps keep a Tx FFE from running out of post-cursor equalization range.



Equalization of High Crosstalk Channels



I/O : FFE 3 DFE 5 ASYNC CDR 1% UI RMS RJ 2% Mean VEye AN 25Gb/s

S/Xt = 12dB : CLOSE TO LIMIT OF OPERATION Eye DFE3T1-5 25.0Gb/s [1,2,3,4]L + Xtalk



NO CROSSTALK



Topics in Design and Analysis of High Data Rate SERDES Systems | IEEE SSCS Seminar Fort Collins, CO | Sep. 2009

IBM

Table of Contents

- Introduction
- S-Parameter Overview
- Link Models
- Performance Analysis
- Line Equalization
- Clock and Data Recovery
- Jitter Analysis
- 20-25Gb/s I/O Systems
- Digital/ADC I/O
- Appendix



Clock and Data Recovery

Clock and Data recovery in the receiver determines a sample time for the received signal which provides optimum data detection.





Synchronous and Asynchronous CDR Systems

Transmit and Receive clocks may be synchronous via forwarded clock, synchronous via PLL locked to a common reference, or fully asynchronous

Forwarded Clock (source synchronous) (Memory systems or C2C)



Local PLL Clock (asynchronous or shared ref) (B2B/ Long Reach systems)





Early/Late Second-Order CDR for Asynchronous I/O

A second-order digital CDR is derived from a second-order analog PLL :



Translate block diagram from analog to digital domain :





Source of Latency in Digital CDR Loops

Practical digital CDR adds latency to CDR loop through E/L phase detection, deserialization and logic pipelining.



DSER must slow clock down enough that the digital CDR logic/adders can time.



Effect of Latency in PLL/CDR Loops

Excess loop latency de-stabilizes the PLL or CDR loop and results in jitter transfer peaking.



the open loop and closed loop gain meet



Jitter Transfer Function and Jitter Multiplier Function of a CDR Loop

The CDR can eliminate or attenuate the effect of jitter within its tracking bandwidth. The amount of jitter attenuation is quantified by the jitter multiplier function.

Jitter Transfer Function = CDR output clock jitter / Input clock jitter = H(s) Jitter Multiplier Function $\stackrel{\frown}{=}$ (CDR output clock jitter – Input clock jitter) / Input clock jitter = H(s)-1





Jitter Magnitude Dependent Transfer Function of Early/Late CDR

The Early/Late CDR jitter transfer function depends on the magnitude of the input jitter due to non-linear phase detector.





Jitter Tolerance Optimization for an Asynchronous CDR

CDR JTOL Optimization for Async CDR is accomplished by tuning the design latency and loop parameters (proportional and integral path gain) to meet the required JTOL mask.

Beyond CDR tracking bandwidth, JTOL is dominated by system high-frequency SJ, DJ, RJ, and receiver sensitivity.



Non-Linearity in CDR Phase Generation Subsystem

Non-Linearity in a local CDR Clock Phase Generator can generate un-trackable excess jitter if the frequency offset between source and receiver is large.



IBM

Table of Contents

- Introduction
- S-Parameter Overview
- Link Models
- Performance Analysis
- Line Equalization
- Clock and Data Recovery
- Jitter Analysis
- 20-25Gb/s I/O Systems
- Digital/ADC I/O
- Appendix

Time Jitter Computation From Phase Noise + SJ Tones



If one (or more) SJ terms greatly dominates L(f) over its integration range, SJ tones can be separated from clock RMS RJ and added separately to the system jitter analysis as bounded SJ.

See Appendix B for PLL phase noise model and jitter formula derivations



Time Jitter Contribution from Phase Noise Floor

Clock buffer noise floor can contribute significant integrated jitter since it is present over wide bandwidth. Lowering the clock signal level increases the dBc noise in direct proportion to loss in level.



See appendix B.5 for derivation of phase noise power density from broadband additive thermal noise

Random Jitter Analysis for an Asynchronous PLL + CDR System

Combined T-R Random Jitter Analysis Approximation : In dominant Noise part of phase noise power spectrum (<1GHz), channel is flat... -> power sum T and R phase noise @ Rx.



IBM

Table of Contents

- Introduction
- S-Parameter Overview
- Link Models
- Performance Analysis
- Line Equalization
- Clock and Data Recovery
- Jitter Analysis
- 20-25Gb/s I/O Systems
- Digital/ADC I/O
- Appendix



Evolution to 25Gb/s Applications

Industry standards/work groups driving rate evolutions : OIF-CEI, 802.3ba, ITU-T



First Generation 100G Systems



Second Generation 100G Systems¹



¹http://www.oiforum.com/public/documents/OIF_CEI-28G_WP_Final.pdf
Channel Optimization Requirements for 20-25G Systems



Key Optimizations required for 25G physical channels :

- 1) Use low-loss dielectric material for Daughter Card and Backplane
- 2) Minimize crosstalk in connectors
- 3) Eliminate all stubs in channel... no extra resonance loss acceptable
- 4) Minimize number and length of via drops and associated impedance discontinuities
- 5) Minimize impedance discontinuity between package/board/connector/backplane
- Maximize T-R isolation by physical design : minimize NEXT by design!
 -optimize keep T and R buses isolated/separated in connectors

SERDES Optimization Requirements for 20-25G Systems

Key Optimizations required for 25G SERDES :

- 1) Increase equalization capability : Enhance line equalizers to handle channel dispersion
- 2) Lower jitter on launch and sample clocks to as close to 0 jitter as possible (<<40ps bit!)
 -Optimize CDR design to meet JTOL with BAUD/1667 (15MHz) jitter tracking bandwidth
- 3) Provide needed bandwidth for transmitter and receiver to minimize end-to-end loss
 -> Equalization system must handle combined loss of channel + package + I/O
- 4) Minimize noise in wide receiver bandwidth
- 5) Maximize T-R isolation on-die and in package escape region by physical design.
 -optimize ground/signal ratio in off-die pin escape¹
- ¹D. Kam et. Al , "Is 25Gb/s on-board signaling viable?" IEEE Transactions on Advanced Packaging, vol 32, no. 2, May 2009

IBM

Table of Contents

- Introduction
- S-Parameter Overview
- Link Models
- Performance Analysis
- Line Equalization
- Clock and Data Recovery
- Jitter Analysis
- 20-25Gb/s I/O Systems
- Digital/ADC I/O
- Appendix

Backplane I/O ADC-Based System Designs

Analog T/Digital R Hybrid

Optimized for NRZ signaling line standards

Benefit limited to any extra performance the ADC+DSP decode can provide, and potential elimination of need for use of Tx FFE

Digital T/Digital R : "Wildcard" for 25Gb/s and higher Backplane I/O

Unlimited line signaling variations possible

Supports complex Tx modulations such as TCM/OFDM, other dense symbol constellations Use of complex modulation/coding requires industry standardization for widespread use!

Analog vs. ADC/Digital I/O Architecture Tradeoffs

+Spectral efficiency improvement potential

sequence estimation, etc.)

-Higher power and area than an optimized analog core (uncompetitive in NRZ I/O applications at 20% more power)

-Quantization noise/sample error of ADC

Example ADC-based NRZ Line Equalizaton

Nominal ADC Characteristics for Backplane I/O : ~4.5 bit Enob Effective sample rate = BAUD rate (1 sample per UI) 2X to 4X interleaved converter Nominal DSP for moderately dispersive backplane I/O :

FFE3 + DFE5

Advances Needed to unlock potential of ADC-based High-Density SERDES

Key #1 ADC :

converter power must be lowered through a combination of efficient architecture and advanced technology (45nm, 32nm...)

sample error due to non-idealities and fundamental quantization noise must be minimized to avoid degrading NRZ detection sensitivity Key #2 DSP:

Post-Processing power must be lowered through a combination of efficient processing algorithms and technology improvements, again leaning heavily on advanced CMOS technology for low digital power

Summary and Conclusions

Electrical interconnect data rates are heading to 20Gb/s and higher as advances in IC technology, storage technology and internet growth continue to drive demand for higher information bandwidth.

S-parameters are an extremely useful behavioral modeling tool which can capture both IC and passive line model characteristics. Many pitfalls await in generating and applying them accurately.

End-to-end system analysis techniques which incorporate accurate behavioral models of the channel and I/O core are needed to design and optimize electrical links.

Key components of the Electrical I/O are :

PLL : to generate low jitter clocks
CDR : to provide optimum jitter-suppressed data sampling
Equalization : to compensate ISI from line dispersion

Comprehensive System Jitter Analysis is necessary to optimize performance of high data rate serial interconnect systems.

Co-optimization of both electrical I/O core and channel is needed at higher and higher data rates... it is not possible to move to extremely high data rates with only one of these two pieces!

Digital / ADC I/O architecture can become interesting for backplane I/O as ADC power and digital logic power go down with advanced architectures and CMOS technology, opening up the possibility of more spectrally efficient line coding and optimal decoding algorithms to increase link operating margins.

Appendix/Backup

A. S-Parameter Topics :

- 1. Derivation of S-Parameters from Port Node Voltages
- 2. Mixed-Mode to Single-Ended S-Parameter conversion
- 3. 2-port S-parameter to T parameter converson
- 4. Determination of S21 and S11 from a T-Line Zo and γ
- 5. Other useful line element S-Parameters

Open-circuit stub Series Z (Series R, series L) Shunt Z (Shunt G, shunt C)

- B. PLL/Jitter Topics
 - 1. 2nd Order PLL Response
 - 2. Simplified PLL Phase Noise Model
 - 3. Time Jitter Derivation for an SJ Tone
 - 4. Time Jitter Computation From SSB Phase Noise
 - 5. Time Jitter Derivation for additive noise
- C. Digital Modulation Examples
 - 1. Digital Line-Coding/Modulation : TCM
 - 2. Subchannel Modulation : OFDM

A.1 Derivation of S-parameters from Port Node Voltages

S-Parameters can be derived in circuit simulators from node voltages as follows :

V1 = Vf + Vr, $Vr/Vf = S11 \rightarrow V1 = Vf(1 + S11) \rightarrow V1/Vf = 1 + S11 \rightarrow S11 = V1/Vf - 1$

Zi = V1 / Ii = Ro * V1 / (V-V1) -> Ro/Zi = (V-V1)/V1 = V/V1 - 1

 $S11 = \Gamma = (Zi - Ro) / (Zi + Ro) = (1 - Ro/Zi) / (1 + Ro/Zi) = (1 - (V/V1 - 1)) / (1 + (V/V1 - 1)) = (2 - V/V1) / (V/V1) = 2V1/V - 1 = V1/(V/2) - V1/(V$

-> Vf = V/2 = a1 = incident voltage a1 for a source excitation of V, by definition of s-parameters

-> S11 = V1 / (V/2) - 1 -> V1 = (1+S11) * (V/2) -> If V is set to 2, S11 = port 1 node voltage - 1

S21 = b2 / a1 = V2 / (V/2) -> V2 = S21 * (V/2) -> If V is set to 2, S21 = port 2 node voltage

Note also that :

S21 = V2 / Vf V1 = Vf + Vr = Vf(1+S11) -> Vf = V1 / (1+S11) -> S21 = (1+S11) * V2 / V1

-> S21 is a voltage transfer from output to input only if input is perfectly matched -> S21 = (1+S11) if Node 1 and Node 2 are the same, so V2 = V1 (load impedance only)

A.2 Mixed-Mode to Single-Ended S-Parameter conversion

Differential Input Reflection Coefficient :

For Differential excitation:

 $kp = 1, kn = -1, VfD = V/2-(-V/2) = V_{v}$

For Common excitation :

kp = 1, kn = 1, VfC = V/2 + V/2 = V

By definition these are normalized to the same incident voltage by defining the input common-mode voltage as ViP + ViN SDD11 = Differential Input reflection / Differential excitation = (b1 - b3) / (a1-a3) = ((S11 * a1 + S13 * a3) - (S33 * a3 + S31 * a1)) / (a1-a3) a1 = V/2 a3 = -V/2 SDD11 = 0.5 * (S11 - S13 + S33 - S31)

Differential Transmission Parameters :

SDD21 = Differential Transmission / Differential excitation = (b2 - b4) / (a1 - a3)= ((S21 a1 + S23 a3) - (S43 a3 + S41 a1)) / (a1-a3)a1 = V/2 a3 = -V/2 SDD21 = 0.5 * (S21 - S23 + S43 - S41) SDC21 = Differential Transmission / Common excitation = (b2 - b4) / (a1 + a3)

 $\begin{aligned} &\text{SDC21} = \text{Differential Transmission} / \text{Common excitation} = (b2 - b4) / (a1 + a3) \\ &= ((S21 \ a1 + S23 \ a3) - (S43 \ a3 + S41 \ a1)) / (a1 + a3) \\ &\text{a1} = V/2 \ a3 = V/2 \\ &\text{SDC21} = 0.5 * (S21 + S23 - S43 - S41) \end{aligned}$

Remainder of Mode Conversion and conversion from Diff to SE formulas presented on next page.

A.2 Mixed-Mode to Single-Ended S-Parameter conversion (cont.)

SDD11 = 0.5 * (S11 - S13 + S33 - S31) SDD12 = 0.5 * (S12 - S32 + S34 - S14)SDD21 = 0.5 * (S21 - S23 + S43 - S41)SDD22 = 0.5 * (S22 - S24 + S44 - S42) SDC11 = 0.5 * (S11 + S13 - S33 - S31)SDC12 = 0.5 * (S12 + S32 - S34 - S14)SDC21 = 0.5 * (S21 + S23 - S43 - S41)SDC22 = 0.5 * (S22 + S24 - S44 - S42)SCD11 = 0.5 * (S11 - S13 - S33 + S31)SCD12 = 0.5 * (S12 - S32 - S34 + S14)SCD21 = 0.5 * (S21 - S23 - S43 + S41) SCD22 = 0.5 * (S22 - S24 - S44 + S42)SCC11 = 0.5 * (S11 + S13 + S33 + S31)SCC12 = 0.5 * (S12 + S32 + S34 + S14)SCC21 = 0.5 * (S21 + S23 + S43 + S41)SCC22 = 0.5 * (S22 + S24 + S44 + S42)

84

 $\begin{array}{l} \text{S11} = 0.5 * (\text{SDD11} + \text{SDC11} + \text{SCD11} + \text{SCC11}) \\ \text{S12} = 0.5 * (\text{SDD12} + \text{SDC12} + \text{SCD12} + \text{SCC12}) \\ \text{S21} = 0.5 * (\text{SDD21} + \text{SDC21} + \text{SCD21} + \text{SCC21}) \\ \text{S22} = 0.5 * (\text{SDD22} + \text{SDC22} + \text{SCD22} + \text{SCC22}) \\ \text{S13} = 0.5 * (-\text{SDD11} + \text{SDC11} - \text{SCD11} + \text{SCC11}) \\ \text{S32} = 0.5 * (-\text{SDD12} + \text{SDC12} - \text{SCD12} + \text{SCC12}) \\ \text{S23} = 0.5 * (-\text{SDD21} + \text{SDC21} - \text{SCD21} + \text{SCC21}) \\ \text{S24} = 0.5 * (-\text{SDD22} + \text{SDC22} - \text{SCD22} + \text{SCC22}) \\ \\ \text{S33} = 0.5 * (\text{SDD11} - \text{SDC11} - \text{SCD11} + \text{SCC11}) \\ \text{S34} = 0.5 * (\text{SDD11} - \text{SDC11} - \text{SCD12} + \text{SCC12}) \\ \\ \text{S43} = 0.5 * (\text{SDD21} - \text{SDC21} - \text{SCD21} + \text{SCC12}) \\ \end{array}$

S44 = 0.5 * (SDD22 - SDC22 - SCD22 + SCC22)

S31 = 0.5 * (-SDD11 - SDC11 + SCD11 + SCC11) S14 = 0.5 * (-SDD12 - SDC12 + SCD12 + SCC12) S41 = 0.5 * (-SDD21 - SDC21 + SCD21 + SCC21) S42 = 0.5 * (-SDD22 - SDC22 + SCD22 + SCC22)

A.3 Translating Between 2-Port T-Parameters and S-Parameters

- B1 = S11 A1 + S12 A2 B2 = S21 A1 + S22 A2 -> A1 = (B2 - S22 A2) / S21
- B1 = S11 (B2-S22A2)/S21 + S12A2 A1 = (B2-S22A2)/S21
- B1 = (S12 S11S22/S21) A2 + S11/S21 B2 A1 = -S22/S21 A2 + 1.0/S21 A1

	B1 A1	=	S12-S11S22/S21 -S22/S21	S11/S21 1.0/S21		A2 B2
I		1	L		L	

T11 = S12-(S11*S22/S21) T12 = S11/S21 T21 = -S22/S21 T22 = 1.0/S21 B1 = T11 A2 + T12 B2 A1 = T21 A2 + T22 B2 -> B2 = (A1 - T21 A2) / T22

B1 = T11 A2 + T12 / T22 (A1 – T21 A2) B2 = (A1 – T21 A2) / T22

B1 = T12/T22 A1 + (T11 – T12T21/T22) A2 B2 = 1.0/T22 A1 -T21/T22 A2

S11 = T12 / T22 S12 = T11-(T12*T21/T22) S21 = 1.0/T22 S22 = -T21/T22

This translation can be generalized to N-port T and S parameters, for any N even (i.e. # port outputs = # port inputs)

Cascading S-Parameter Elements using T-Parameters

This procedure is generalized to N-port dimension for wide bus models.

A.4 Determination of S21 and S11 from a T-Line Zo and γ

$$V(z) = Vf(0) e^{-\gamma z} + Vr(0) e^{\gamma z}$$

 $\Gamma_{L} = (Z_{L} - Z_{0}) / (Z_{L} + Z_{0}) = Vr(0) / Vf(0)$ (note Vr(0) = Vf(0) for Z_{L} = infinity)

$$V(z) = Vf(0) (e^{-\gamma z} + \Gamma_{L} e^{\gamma z})$$

$$Zi = Zo * (Z_L + Zo tanh(\gamma I)) / (Zo + Z_L tanh(\gamma I))$$

$$\Gamma_{\rm S} = (Zi - Z_{\rm S}) / (Zi + Z_{\rm S}) = Vr(-I) / Vf(-I)$$
 (note Vr(-I) = Vf(-I) for Zi = infinity)

S11 = b1/a1 = Vr(-I) / Vf(-I) = Γ_s

S11 = $\Gamma_{s} |_{zs=zL=Ro}$ where Ro = S-parameter reference impedance (normally 50 ohm)

$$\begin{split} &\text{S21} = \text{b2} / \text{a1} = \text{V(0)} / \text{Vf(-I)} \\ &\text{V(0)} = \text{Vf(0)}(1 + \Gamma_{\text{L}}) \\ &\text{V(-I)} = \text{Vf(0)} \ (\text{e}^{-\gamma \text{I}} + \Gamma_{\text{L}} \ \text{e}^{\gamma \text{I}}) = \text{Vf(-I)} + \text{Vr(-I)} = \text{Vf(-I)} \ (1 + \Gamma_{\text{S}}), \ \text{->} \ \text{Vf(-I)} = \ \text{Vf(0)} \ (\text{e}^{-\gamma \text{I}} + \Gamma_{\text{L}} \ \text{e}^{\gamma \text{I}}) / \ (1 + \Gamma_{\text{S}}) \end{split}$$

S21 = (1+ Γ_L) (1+ Γ_S)/ (e γ^I + Γ_L e γ^I) |_{zs=zL=Ro}

A.5 Other useful line element S-Parameters

If Z = 1/sC (shunt cap)

S11 = -1 / (1 + 2/(sCRo)) S21 = (1+S11)

If Z = 1/G (shunt conductance)

S11 = -1 / (1 + 2/(G*Ro)) S21 = (1+S11)

S11 = ((Z+Ro)-Ro) / ((Z+Ro)+Ro)= Z / (Z+2Ro)= 1 / (1 + 2Ro/Z)

S21 = 2Ro / (2Ro + Z) = 1 / (1 + Z/(2Ro))

If Z = sL (series L)

S11 = 1 / (1 + 2Ro/(sL)) S21 = 1 / (1 + sL / (2Ro))

If Z = R (series R)

S11 = 1 / (1 + 2Ro/R)) S21 = 1 / (1 + R/(2Ro))

B.1 2nd Order PLL Response

Response from input $Y(s) = R(s) A(s) / (1 + A(s)\beta(s)) + X(s) (Kv/s) / (1 + A(s)\beta(s))$

 $\begin{array}{l} \mathsf{A}(\mathsf{s}) = (\mathsf{K}\mathsf{i}/\mathsf{s} + \mathsf{K}\mathsf{p})(\mathsf{K}\mathsf{v}/\mathsf{s}) \\ \beta(\mathsf{s}) = 1.0/\mathsf{N} \end{array}$

-> H(s) $\stackrel{\bigtriangleup}{=}$ Y(s) / R(s) | X(s)=0 = Transfer Function = Kv(Kp s + Ki) / (s² + KvKp/N s + KvKi/N)

$$V(s) \stackrel{\triangle}{=} Y(s) / X(s) | R(s) = 0$$

= Kv s / (s² + KvKp/N s + KvKi/N)
= Kv / s (s <- large)
= 0 (s <- 0)

As Kp gets smaller, poles migrate To jw axis and de-stabilize loop

B.2 Simplified PLL Phase Noise Model

For R(s) = Ro / s (integrated noise) and X(s) = No (white noise)

 $Y(s) = Kv (Ro *(Kp + Ki/s) + sNo) / (s^{2} + KvKp/N s + KvKi/N)$

B.3 Time Jitter Derivation for an SJ Phase Tone

B.4 Time Jitter Integration From SSB Phase Noise

B.5 Time Jitter Derivation for additive noise

Peak phase noise = A rad RMS phase noise = A / sqrt(2) rad RMS phase power = A² / 2 rad² Total phase power from 2 ssb tones : A² rad²

->Jitter = $1.0/(2\pi f)$ *A seconds

 $L = (A/sqrt(2))^2 rad^2/Hz = A^2/2 \text{ (see note1)}$

Total Phase noise power = $A^2 \operatorname{rad}^2 / Hz$ = 2L -> Jitter = 1.0/(2 π f) * sqrt(2L)

note11/2 of noise power goes onto phase noise,
 1/2 of noise power goes onto amplitude noise

C.1 Digital Line-Coding/Modulation : TCM

Trellis-Coded Modulation (TCM)

Advantages : Add coding gain with no bandwidth extension

Disadvantages : Complexity

Constellation moves away from NRZ, increases Peak/Average power

Used in : Phone modems Cellular standards

C.2 Subchannel Modulation : OFDM

Orthogonal Frequency Divison Multiplexing (OFDM)

