



# Constant-Current Threshold Voltage Extraction in HSPICE for Nanoscale CMOS Analog Design

Alvin Loke<sup>1</sup>, Zhi-Yuan Wu<sup>2</sup>, Reza Moallemi<sup>3</sup>, Dru Cabler<sup>1</sup>,  
Chad Lackey<sup>1</sup>, Tin Tin Wee<sup>1</sup>, and Bruce Doyle<sup>1</sup>

<sup>1</sup>Advanced Micro Devices, Inc.

<sup>2</sup>GlobalFoundries, Inc.

<sup>3</sup>Synopsys, Inc.

# Motivation

---

- MOSFET threshold voltage –  $V_T$ 
  - Strong surface inversion for channel conduction
- Simulated  $V_T$  does not match well to silicon
  - Short-channel effects → complex structure, non-idealities
  - Discrepancy critical with lower  $V_{DD}$  &  $(V_{GS} - V_T)$
  - Measurement cannot determine  $V_T$  condition
- Design concurrent with technology development
  - Extrapolative (predictive) models → periodic updates
  - Faster time to market for complex ICs
- Need simulated  $V_T$  to match silicon for faster design of robust nanoscale analog circuits



Loke *et al.*

# Outline

---



- Motivation
- MOSFET – Then and Now
- Existing HSPICE  $V_T$  Extraction
- $V_T$  Measurement Methods
- New HSPICE  $V_T$  Extraction
- Evaluation of New Feature
- Conclusion

# Flatband Condition ( $V_{GS} = V_{FB}$ )





Loke et al.

# Onset of Surface Inversion



Loke et al.

# Onset of Strong Inversion ( $V_{GS} = V_T$ )




Loke et al.

# Ideal Square Law Behavior

$$I_{DS} = \mu_N C_{OX} \frac{W}{L} \left( V_{GS} - V_T - \frac{V_{DS}}{2} \right) V_{DS}$$

$$I_{DS} = \frac{1}{2} \mu_N C_{OX} \frac{W}{L} (V_{GS} - V_T)^2$$






Loke et al.



The future is fusion

# Short-Channel Effects



$V_{DD}$  not scaling as aggressively as  $L$

→ Higher channel electric fields

- Velocity saturation
- Mobility degradation



# Overcoming Short-Channel Effects


Improve gate control of channel charge

- Higher body doping but higher  $V_T$
- Shallower source/drain but higher  $R_s$
- Thinner  $T_{ox}$  but higher gate leakage
- High- $K$  dielectric to reduce tunneling
- Metal gate to overcome poly depletion

$$x_j \propto \frac{1}{\sqrt{\text{doping}}}$$


Stressors for mobility enhancement

- Stress over-liners
- Embedded-SiGe source/drain
- Stress memorization



Loke *et al.*

# Modern-Day MOSFET



Loke et al.

# Outline

---

- Motivation
- MOSFET – Then and Now
- Existing HSPICE  $V_T$  Extraction
- $V_T$  Measurement Methods
- New HSPICE  $V_T$  Extraction
- Evaluation of New Feature
- Conclusion

# BSIM $V_T$ Equation

- Calculated  $V_T$  reported in `LVT9` output template

$$\begin{aligned}
 V_T = & V_{TH0} + \left( K_{1ox} \cdot \sqrt{\Phi_s - V_{BSeff}} - K1 \cdot \sqrt{\Phi_s} \right) \sqrt{1 + \frac{LPEB}{L_{eff}}} - K_{2ox} V_{BSeff} \\
 & + K_{1ox} \left( \sqrt{1 + \frac{LPEB}{L_{eff}}} - 1 \right) \sqrt{\Phi_s} + (K3 + K3B \cdot V_{BSeff}) \frac{TOXE}{W'_{eff} + W0} \Phi_s \\
 & - \left[ \frac{DVT0W}{\cosh\left( DVT1W \frac{L_{eff} W'_{eff}}{I_{tw}} \right) - 1} + \frac{DVT0W}{\cosh\left( DVT1 \frac{L_{eff} W'_{eff}}{I_t} \right) - 1} \right] \frac{V_{bi} - \Phi_s}{2} \\
 & - \frac{ETA0 + ETAB \cdot V_{BSeff}}{\cosh\left( DSUB \frac{L_{eff}}{I_{t0}} \right) - 1} \frac{V_{DS}}{2} - n \frac{k_B T}{q} \ln \left\{ \frac{L_{eff}}{L_{eff} + DVTP0 [1 + \exp(-DVTP1 \cdot V_{DS})]} \right\}
 \end{aligned}$$

Loke et al.

# Please... Physics *not* Math

---

- Based on fundamental strong inversion criterion
- Extended to behaviorally model
  - Body effect ( $V_{BS} < 0$  in NMOS,  $V_{BS} > 0$  in PMOS)
  - Short-channel effect including DIBL
  - Narrow-width effect
  - Non-uniform lateral doping – halo implants
  - Non-uniform vertical doping – retrograded well
  - LOD effect from STI compressive stress
  - Well proximity effect from implant mask scattering
- Late to model new silicon  $V_T$  dependencies

Loke *et al.*


# Outline

---

- Motivation
- MOSFET – Then and Now
- Existing HSPICE  $V_T$  Extraction
- $V_T$  Measurement Methods
- New HSPICE  $V_T$  Extraction
- Evaluation of New Feature
- Conclusion

# Linear Extrapolation Method

- Measure linear  $V_T$
- $$I_{DS} \propto \left( V_{GS} - V_T - \frac{V_{DS}}{2} \right) V_{DS}$$
- Sweep  $I_{DS}$  vs.  $V_{GS}$  at low  $V_{DS}$  (e.g., 50 mV) & fixed  $V_{BS}$




- Draw tangent line at peak  $g_m = \frac{\partial I_{DS}}{\partial V_{GS}}$

$$V_{Tlin} = V_{GS0} - \frac{V_{DS}}{2}$$

# Quadratic Extrapolation Method

- Measure saturation  $V_T$   

$$I_{DS} \propto (V_{GS} - V_T)^2$$
- Sweep  $I_{DS}$  vs.  $V_{GS}$  at high  $V_{DS}$  (e.g.,  $V_{DD}$ ) & fixed  $V_{BS}$
- Draw tangent line at peak  $\frac{\partial \sqrt{I_{DS}}}{\partial V_{GS}}$




$$V_{Tsat} = V_{GS0}$$



# Constant-Current Method

- Sweep  $\log I_{DS}$  vs.  $V_{GS}$  at fixed  $V_{BS}$
- Choose  $V_{DS}$  depending on region of operation
  - $V_{Tlin} \rightarrow$  low  $V_{DS}$
  - $V_{Tsat} \rightarrow$  high  $V_{DS}$
- Find  $V_{GS}$  when  $I_{DS}$  crosses user-specified threshold  $I_0$  normalized to  $W/L$
- Typical  $I_0 \sim 50$  to  $500$  nA



$$V_T = V_{GS} \Big|_{I_{DS} = I_0 \times \frac{W_{drawn}}{L_{drawn}}}$$

Loke et al.

# How The Fab Measures $V_T$

---

- Linear / quadratic extrapolation
  - Popular decades ago
  - Short-channel effects  $\rightarrow$  velocity saturation
  - Square law relations no longer valid
- Constant-current method
  - Most popular today to measure, specify & monitor  $V_T$
  - Does not assume square law or other  $I_{DS}$  relationships
  - $I_0$  is user-/process-specific, can evolve with technology
  - No physical connection to onset of strong inversion, but threshold condition cannot be measured anyways

Loke *et al.*

# Outline

---

- Motivation
- MOSFET – Then and Now
- Existing HSPICE  $V_T$  Extraction
- $V_T$  Measurement Methods
- **New HSPICE  $V_T$  Extraction**
- Evaluation of New Feature
- Conclusion

# .OPTION IVTH

---

## Syntax

- `.OPTION IVTH=val | IVTHN=val1 | IVTHP=val2`

## Description

- Extracts  $V_T$  using constant-current method

## Supported MOSFET Models

- BSIM4 (level 54), BSIMSOI4 (level 70), PSP (level 69)

## Supported Analyses

- .OP, .DC, .AC, .TRAN

## Result

- `LX142` output template

# Example

---

- $I_0 = 100 \text{ nA}$  for both NMOS & PMOS

...

```
.OPTION IVTH=100n  
.OPTION BYPASS=0  
.PROBE TRAN LX142(m*)
```

...

- For different NMOS & PMOS thresholds

...


```
.OPTION IVTHN=300n IVTHP=70n  
.OPTION BYPASS=0  
.PROBE TRAN LX142(m*)
```

...


# What HSPICE Will Do

- Determine FET node voltages at given instant
- Determine  $V_{GS}$  for  $I_{DS} = I_0 \times W_{drawn} / L_{drawn}$
- Report extracted  $V_T$  in **LX142** output template

$$V_{GS} = ? \text{ for } I_{DS} = I_{VTN} \times W / L$$



$$V_{GS} = ? \text{ for } I_{DS} = I_{VTP} \times W / L$$




# Outline

---

- Motivation
- MOSFET – Then and Now
- Existing HSPICE  $V_T$  Extraction
- $V_T$  Measurement Methods
- New HSPICE  $V_T$  Extraction
- **Evaluation of New Feature**
- Conclusion

# Evaluation Technology



- Predictive 32-nm SOI-CMOS models for high-performance logic technology



- Fab  $I_{DS}$  thresholds
  - NMOS  $\rightarrow 300 \text{ nA} \times W/L$
  - PMOS  $\rightarrow 70 \text{ nA} \times W/L$
- $W / L = 2 \times 1 \mu\text{m} / 40 \text{ nm}$  floating-body devices



# DC Test : $V_{GS}$ Ramp





$V_{Tlin}$  &  $V_{Tsat}$  results match LX142

Loke et al.





The future is fusion

# Transient Test 1: $V_{DS}$ Ramp



Loke et al.

# Transient Test 2: $V_{GS}$ Ramp



Loke et al.



The future is fusion

# Impact on .TRAN Runtime

- .TRAN simulations most relevant & time-consuming
- Low-voltage bandgap reference (analog content)
- Need HSPICE optimization to remove **BYPASS=0**

.OPTION IVTH	.OPTION BYPASS	Normalized Runtime
Disabled	Default	1.0
Enabled	Default	1.2
Enabled	0	2.3

Loke et al.

# Conclusion

---

- HSPICE can now conveniently extract  $V_T$  that matches exactly how  $V_T$  is measured in the fab using constant-current method
- Feature supports **.OP**, **.DC**, **.AC** & **.TRAN** analyses for industry-standard BSIM4, BSIMSOI4 & PSP models
- Usage
  - `.OPTION IVTHN=val1 IVTHP=val2 BYPASS=0`
  - $V_T$  result in `LX142` MOSFET output template

# Acknowledgments

---

- Joddy Wang and Synopsys HSPICE R&D team
  - Mountain View, CA
  - Shanghai, China
- Jia Feng and Srinath Krishnan of GlobalFoundries
- SNUG reviewer Tony Todesco of AMD
- Managers Emerson Fang and Mike Leary of AMD