INVITED PLENARY TALK FOR VLSI TECHNOLOGY SYMPOSIUM 2011



TECHNOLOGY IMPACTS FROM THE NEW WAVE OF ARCHITECTURES FOR MEDIA-RICH WORKLOADS

Samuel Naffziger AMD Corporate Fellow

August 26th, 2011 (Original presentation June 14th, 2011)

Outline

Introduction

- The new workloads and demands on computation
- Characteristics of serial and parallel computation
- The Accelerated Processing Unit (APU) architecture
- APU architecture implications for technology
- Summary

The Big Experience/Small Form Factor Paradox

Technology	Mid 1990s	Mid 2000s	Now: Parallel/Data-Dense	
Diamlay	4:3 @ 0.5 megapixel	4:3 @ 1.2 megapixels	16:9 @ 7 megapixels	
Display		Digital cameras,	HD video flincams, phones	
Content	Email, film & scanners	SD webcams (1-5 MB files)	D webcams (1-5 MB files) webcams (1GB)	
Online	Text and low	WWW and streaming SD3D Internet apps and HD video online, social networking w/HD files		
Multimedia	CD-ROM	video	3D Blu-ray HD	
Interface	Mouse & kevboard	DVDs Mouse & keyboard	Multi-touch, facial/gesture/voice recognition + mouse & keyboard	
Battery	1-2 Hours	3-4 Hours	All day computing (8+ Hours	
Factors	Early Internet and Multim	Standard-definition Internet	Immersive and interactive performance	Workloads

*Resting battery life as measured with industry standard tests.

Focusing on the experiences that matter



AMD The future is fusion

Source: IDC's 2009 Consumer PC Buyer Survey

People Prefer Visual Communications



- Rich visual experiences
- Multiple content sources
- Multi-Display
- Stereo 3D





The Emerging World of New Data Rich Applications

The Ultimate Visual **Experience**[™] Fast Rich Web content, favorite HD Movies, games with realistic graphics



Using photos Viewing& Sharing Search, Recognition, Labeling?

Advanced Editing



Using video • DVD, BLU-RAY™, HD · Search, Recognition, Labeling

Advanced Editing & Mixing



Music

- Listening and Sharing
- Editing and Mixing
- Composing and compositing





Communicating IM, Email, Facebook Video Chat, NetMeeting



Gaming Mainstream Games 3D games

















Essentials





ViVu CyberLink ArcSoft ArcSoft Desktop Media **TotalMedia**® Media Telepresence Theatre 5 Espresso 6 Converter® 7 6 VLSI Technology Symposium | June 2011 | Public

CyberLink Nuvixa Power Be Present Director 9

Corel **Digital Studio** 2010

Internet Explorer 9 PowerPoint® 2010

Microsoft®

Windows Live

Codemasters F1 2010



The future is fusion

New Workload Examples: Changing Consumer Behavior

24 hours

of video uploaded to YouTube every minute



AMD

Approximately 9 billion video files owned are high-definition

50 million +

digital media files added to personal content libraries

every day

1000 images are uploaded to Facebook

every second

at dia

What Are the Implications for Computation?

Insatiable demand for high bandwidth processing

- -Visual image processing
- -Natural user interfaces
- Massive data mining for associative searches, recognition
- Some of these compute needs can be offloaded to servers, some must be done on the mobile device
 - Similar compute needs and massive growth in both spaces



How must CPU architecture change to deal with these trends?



Serial Computation



Original data collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond and C. Batten



Parallel Computation





GPU/CPU Design Differences

CPU (Serial compute)

GPU (parallel compute)

Lots of instructions little data

- Out of order exec, Branch prediction
- Few hardware threads

Weak performance gains through density

Maximize speed with fast devices



Few instructions lots of data

- Single Instruction Multiple Data
- Extensive fine-threading capability

Nearly linear performance gains with density

Maximize density with cool devices



Three Eras of Processor Performance



The future is fusion

Heterogeneous Computing with an APU Architecture



Bandwidth pinch points and latency hold back the GPU capabilities

Integration Provides Improvement

- Eliminate power and latency of extra chip crossing
- 3X bandwidth between GPU and Memory!
- Same sized GPU is substantially more effective
- Power efficient, advanced technology for both CPU and GPU



The Challenges of Integration



How to Balance the Metal Stack?





With the 20nm node, even local metal will be seeing large RC increase \rightarrow compromises more difficult

Add metal layers?



- Thin, dense layers for the GPU
- Thick, low resistance layers for the CPU
- Cost issues?
- Via resistance?

Technology improvements in BEOL are required



R vs C?

 Given the grim RC prognosis, should we be re-shaping either the aspect ratio or stack composition?



Maybe.

- However, there are times when RC is important, but there are also many times when only C matters
- Moreover, metal stack aspect ratio is more or less maxed out, so that leaves stack composition
- Different products will emphasize different metal stacks

9000 **GPU Stack:** 8000 8-1X: 1-2X 7000 Available tracks/100um **CPU Stack:** 6000 4-2X: 1-4X 5000 4000 3000 2000 1000 0 0 20 40 60 80 100 120 140 Norm Dist/ps

Track Availability vs Distance

The growth in metal layer count



The future is fusion

Factors driving growth in Metal Layers

Interconnect requirements from basic scaling

- -Transistor count N scales as S² (with fixed die size)
 - Total interconnect length (in lambda) scales N^{>1} because of semiglobal and global routes. Therefore, interconnect length (in mm) increases at a rate <1/S

Non-scaling design rules

- –In order to achieve tight pitch, more restrictive design rules are imposed that significantly reduce the routeability of metal layers:
 - Unidirectional metal, increased overlap requirements, restrictive T2T and T2L rules
 - Each metal layer is "worth less" in terms of routeability: need more metal layers

Reverse scaling

- Long distance routes require lower RC than can be accommodated by scaled metal
- So, move routes to thicker layers, but fewer tracks available, so pressure on layer count

Factors driving increase in Metal Layers

Electromigration/Power Supply Grid

- –As cross section scales with S², and current increases as V_{dd} drops, so current densities increase dramatically
 - •Higher Via R, Metal resistances significantly degrade
 - Drives improved E-M sophistication, process techniques (alloys/barriers), denser power networks
 - Power Gating and Power Islands may drive the need for <u>multiple</u> supply grids

More metal consumed by power supply grid

 All of the above can have the effect of increasing the number of metal layers

-But it can be a tradeoff of Metal layers vs die size and/or route time



Device Optimization



Device loff

To achieve breakthrough APU performance, the Llano GPU has ~5X the flops and ~5X the device count of the CPUs







A broader device suite is required

Power Transfers





Power Transfers





Operating Voltage Range

- Operating voltage requirements:
- Low voltage necessary for power efficiency
- High voltage necessary for a snappy user experience enabled by turbo mode





E/op vs. V



Operating Voltage Challenges

- To maintain cost effective performance growth with technology node, the GPU must:
 - Hold power density constant
 - Exploit density gains to add compute units
- This necessarily drives operating voltage down
- This would be good for energy efficiency except ...
 - Variation impacts are much greater at low voltage





The Operating Voltage Challenge

- Many barriers to maintaining both high and low voltage as technology scales
- TDDB vs. SCE control
- ULK breakdown vs. denser pitches
- Variation control

FD devices should enable maintaining the functional range for a generation or two Will turbo modes be too compromised? What's next?



Cost issues





26 VLSI Technology Symposium | June 2011 | Public

Lithography evolution





Scaling implications

 ${}^{\bullet}R=k_1\lambda/NA \ .$

- $-\lambda$ stuck at 193nm for now, NA at 1.35, and k_1 limit at 0.25
- -Reducing k_1 to <0.3 has very considerable cost:
- -Much OPC and RDR needed to achieve tight pitches





- Net, a significant erosion of pitch-based scaling entitlement
 - Scale factors are *proprietary* ... but block area scaling > pitch scaling^2!

Fundamental pitch limitation for 193nm lithography is ~ 80nm



Pitch splitting



- Decomposing a layer into two effectively doubles pitch, resolving k₁ issue and allowing complex shapes
- Decomposition requires significant CAD effort to break the patterns into two printable layers





Pitch splitting



- Decomposing a layer into two effectively doubles pitch, resolving k₁ issue and allowing complex shapes
- Decomposition requires significant CAD effort to break the patterns into two printable layers



 However, now have within-layer overlay issues, and min space can be a Vmax issue, or a Cap issue

4σ min space ~ 16.5nm (PS @ 72nm) versus ~28nm (@ 80nm) 4σ max space ~ 44.8nm (PS @ 72nm) versus ~41.3nm (D@ 80nm) → ~Ccap variation: +85% / -30% over nominal for PS @ 72nm

ightarrow ~Ccap variation: +25% / -15% over nominal for SE @ 80nm



Why do we care?

Foundries have settled on a 28nm node with a ~4:3 M1X:Poly pitch ratio

-Typical Design rules assuming 0.7x scaling

Design Rule	28nm	Desired 20nm
Contacted Poly Pitch	~113nm	~80nm
M1X Pitch	~90nm	~64nm

20nm node CPP is doable

-but probably want >80nm for margin and gate oversize capability

Desired 1X metal scaling to 20nm is below pitch split limit

- Can get "true" scaling and pitch split 1X metals
 - -GPU's have up to 8 1X metals
 - -CPU's have 2-5 1X metals

 Choice: significant cost adder for "true" scaling, or reduced cost and reduced scaling

Other cost considerations

 MOL: Conventional contacts at <90nm CPP don't work, and a more complex scheme is required, analogous to LI used by Intel at 32nm (+2 masks)



BEOL Options:

- Only scale 1X metals to ~80nm pitch, get reduced scaling but lower cost
- Add metal layers at 80nm pitch to recover scaling; increased cost and cycle time
- Use some combination of pitch split and non-pitch split layers to obtain greater scaling at higher cost
- Key questions to resolve:
 - Additional cost of pitch split layers
 - Additional defectivity of pitch split layers (~64 vs ~80nm pitch)
 - Whether or not to pitch split vias



Relative cost experiment

% Die Cost Increase Normalized by Die Size



Technology Based 28nm to 22nm/20nm Die Cost and Scaling Comparison

Die Size



What about EUV?

At λ = 13.5nm, EUV should make lithography simple, and eliminate the need for pitch splitting, as well as most OPC. Right?
Maybe:

- Very expensive capital equipment
- Complex, expensive reflective masks
- Very low throughput due to illuminator output >10X below requirements
- Very high power requirements

 These issues may be solvable, unlikely by the leading edge of 14nm



 Other forms of advanced lithography such as MEBL look attractive, but are even further behind EUV.



3D Integration to the Rescue?







3D Integration to the Rescue?

- Stacking offers many attractive benefits
 - Higher bandwidth to local memory
 - Enables parallel and serial compute die to be in their own separate optimized technology – interconnect speed vs. density, device optimization etc.
 - Allows IO and southbridge content to remain in older, more analog-friendly technology

3D Integration Challenges

- Economical 3D stacking in high volume manufacturing presents many challenges
 - Benefits must exceed the additional costs of TSVs, and yield fallout
 - Logistics of testing and assembling die from multiple sources can be immense
 - Countless mechanical and thermal issues to solve in high volume mfg



Clearly 3D provides compelling solutions to many problems, but the barriers to entry mean heavy R&D \$\$ and partnerships required

Summary

Insatiable demand for high bandwidth computation

- -Visual image processing
- -Natural user interfaces
- -Massive data mining for associate searches, recognition
- Some of these compute needs can be offloaded to servers, some must be done on the mobile device
 - -Similar compute needs and massive growth in both spaces
 - Combined serial and parallel computation architectures are key in both spaces
- Huge technology challenges to meeting this opportunity
 - -Interconnect scaling is hitting a wall that must be overcome
 - A broad device suite is necessary that operates efficiently at low voltage while enabling high speed for response time
 - -Cost issues present a very real barrier to further scaling
 - -3D integration offers a promising long term solution