

Strain for CMOS performance Improvement

[†]Victor chan, [†]Ken Rim, [#]Meikei Jeong, [†]Sam Yang, [†]Rajeev Malik, [‡]Young Way Teh, [#]Min Yang, [#]Qiqing (Christine) Ouyang
[†]IBM Systems & Technology Group, [#]IBM Research Division, T. J. Watson Research Center and [‡]Chartered Semiconductor Mfg. Ltd, at
 IBM Semiconductor Research and Development Center (SRDC)

email: vchan@us.ibm.com

Abstract


Device Improvement with strain engineering is considered a way to enhance the carrier mobility. Several stress-transfer techniques (such as etch-stop liner, stress transfer technique, e-SiGe) using extra integration process into an existing baseline process is demonstrated. In addition, new preparation techniques of strained-Si surface (e.g. biaxial tensile stress) and different substrate orientation to enhance mobility are introduced. The challenges and vitality of each method will be discussed and compared. In addition, we will highlight how the stress oriented from the layout geometry affects the device electrical behavior. The issues and improvement in the circuit level device modeling will be discussed.

Shrinking the Transistor

In the coming decade, advances in CMOS fabrication will lead to devices with gate lengths from 45 to below 10 nm. Shrinking size can pack more devices and improves the logic switching speed. The challenges in reducing device sizes are the feasibility of fabrication, maintaining performance and reliability, as well as gate oxide thinning. After more than two decades of continual and rapid progress in CMOS devices technology, especially aggressive and significant pace of scaling in the last few years, the scaling will apparently approach the fundamental limits of scaling, the feasibility of fabrication and device reliability. Besides scaling, several innovative mobility enhancement techniques are suggested to maintain the MOS performance improvement trajectory laid out in the ITRS roadmap.

Strain helps carriers to travel faster

Mobility enhancement is an attractive option because it can potentially improve device performance beyond any of the benefits from device scaling. Compressive stresses are introduced by Shallow Trench Isolation (STI) towards channels longitudinally and laterally. Mechanical stress breaks crystal symmetry and removes the 2-fold and 6-fold degeneracy of the valence and conduction bands respectively. This will lead into changes of the band scattering rates and / or the carrier effective mass, which in turn affect carrier mobility [1, 2]. However, NMOS and PMOS carriers have different interaction on the channel strain in three directions, namely longitudinal, lateral and Si depth directions. Fig. 1 illustrates possible directions of uniaxial stresses and their effects on N and PMOS. Different mechanical stresses can be introduced through the wafer substrate and during the fabrication process, which will be discussed below. NMOS current is enhanced with tensile stress in channel, and PMOS one is with compressive stress. 40% difference may be resulted if the longitudinal stress is applied (Fig 2).



		NMOS	PMOS
Longitudinal	X	Tensile	Compressive
Lateral	Y	Tensile	Tensile
Si Depth	Z	Compressive	Tensile

Fig. 1 Desired stress on CMOS performance

Stress Engineering: Process & Results




Fig. 2 Different longitudinal stress in channel provides different drive current in nominal devices.

The two main approaches being pursued are strain engineering (from both substrate- and process-induced) and orientation effects.

Substrate-induced strain. One of the most effective way to introduce high tensile strain to the channel is to epitaxially grow strained-silicon on a relaxed SiGe layer (Fig 3a). Because of the lattice mismatch between Si and SiGe, the lattice of the Si layer is stretched (strained) in the plane of the interface. This deformation breaks the symmetry of the energy band structure and results in band splitting (Fig. 4). The reduced inter-band/inter-valley scattering and effective masses result in enhanced carrier transport in the strained silicon layer that is used as the channel of the MOSFET[2]. Enhanced drive currents of 15 to 25% have been demonstrated on sub-100 nm bulk strained-silicon MOSFETs (Fig. 5) [2, 3].




Fig. 3 Schematic diagram to show three ways of formation of strained Si MOS devices [2,4-5].

The performance benefit of combining strained silicon with an SOI has also been demonstrated in a 60 nm gate-length, n-channel MOSFET with ultrathin thermally mixed strained silicon/SiGe on insulator substrate (strain-Si on insulator SSOI, SiGe on insulator SGOI) (Fig 3b) [4]. 20-25% device enhancement is demonstrated at short channel length.

Recently, Rim et. al. [5] demonstrated transistors using ultrathin strained silicon directly on insulator (SSDOI) structures (Fig 3c) that eliminate the SiGe layer before transistor fabrication, thereby providing higher mobility while mitigating the SiGe-induced material and process integration problems. A SSDOI structure is fabricated by a layer-transfer or “wafer-bonding” technique. First, an ultra-thin layer of strained silicon is formed epitaxially on a relaxed silicon germanium (SiGe) layer, and an oxide layer is formed on top. After hydrogen is implanted into the SiGe layer, the wafer is flipped and bonded to a handle substrate. A high-temperature process splits away most of the original wafer, and leave the strained Si and SiGe layers on top of the oxide layer. The




Fig. 4 Biaxial stress effects on the conduction and valence bands of strained Si. Biaxial tension splits the 6 fold degenerate conduction valleys into 2 fold and 4 fold, and lowers 2 fold degenerate valleys so that electrons preferentially populate these valleys that have lower in-plane transport mass. So electron mobility increases with tension. Biaxial tension also splits the heavy and light hole bands. So in a 2-dimensional hole gas in inversion layer, the tension first negates the band splitting caused by quantum confinement, and further strain begins to split the bands in the opposite polarity from the confinement-induced splitting. So high tensile strain results in significant valence band splitting which leads to hole mobility enhancement [2].




Fig. 5 NMOS and PMOS show benefits with biaxial tensile strained Si of 13 & 28% Ge respectively [2].

SiGe is then selectively removed, and transistors are fabricated on the remaining ultra-thin strained Si. Both electron and hole mobility enhancement have been observed indicating strain is retained after the complete device processing steps [5].

The presence of the SiGe layer in strained silicon substrate leads to several materials and integration-related challenges. For example, SiGe strain relaxation layer induces high density of defects in strained silicon. Dopant diffusion rate in SiGe is significant different from that in Si. Boron diffusion is retarded while arsenic diffusion is enhanced. Additional efforts in junction engineering to control short-channel effects and to set the MOSFET threshold voltages to the desired values is required. Significant device self-heating is also observed in strained Si/SiGe devices because of the lower thermal conductivity in SiGe [2, 4-5].

Process-induced strain. Besides using substrate to provide stress in channel, strain effects induced during the fabrication process can increase the channel mobility. Both tensile and compressive stresses can be introduced to the channel in any one of the three dimensions by different process techniques [6,7]. 65nm bulk and SOI CMOS technologies with 45nm channel length and 12Å gate oxide are used for study. Different stress-transfer techniques, such as contact etch stop liner, Stress Memorization Technique, and embedded SiGe in the source / drain (S/D) will be discussed in the following.

a) Contact end-stop stress liner.

Mechanical stress can be transferred to the channel through Si active area and poly gate if a permanent stressed-liner is deposited on a device. Tensile liner will enhance NMOS and compressive liner will enhance PMOS mobility respectively. The integration process will be described as below. After silicide formation (either cobalt or nickel silicide), a highly stress liner (either tensile or compressive), such as PECVD (Plasma Enhanced Chemical Vapor

Deposition) or RTCVD (Rapid Thermal CVD) nitride), is uniformly deposited over the wafer. The drive current dependence on stress is through the change in film thickness and material [8]. The remaining steps follow a conventional process flow, including interlayer dielectric and contact formation. Thicker nitride capping layer can increase the stress level. However, this will impact the conformity of gap fill itself, subsequent interlayer dielectric (ILD) gap fill, and contact opening process.

Fig. 6 shows the drive current improvement for NMOS with tensile stress and PMOS with compressive stress liner [9]. Tensile liner improves NMOS current by 11% (and 17% after self-heating correction) and compressive liner improves PMOS current by 20% than that of the non-stressed process.

If one single liner is used, one drawback of this approach is that the device of the opposite type will be degraded. One of the possible solutions is to use high dose of Ge implantation to destroy the nitride film and relax its stress [10]. For example, a highly tensile stress nitride film is deposited over both N & PMOS, and Ge is selectively implanted into PMOS region to relax the nitride stress. It is advised that the subsequent processes to have low thermal budget to prevent the stress stability of the liner.

The above method cannot provide both NMOS and PMOS to their highest performance. In order to achieve ultimate CMOS performance, two types of stress liners should be applied to NMOS and PMOS accordingly. For example, a highly tensile nitride liner is deposited first. It is selectively etched on the PMOS regions. Next, a highly compressive




Fig.6 Ion enhancement using stress liner compared to neutral liner (non-stressed process) for a) nMOS and b) PMOS [9].




Fig.7 SEM cross-section of an SRAM cell features tensile and compressive liner in NMOS and PMOS respectively [9].

nitride liner is deposited, and this film is also selectively etched on the NMOS region. This process can be applied in the reverse order. Fig. 7 shows the SEM cross-section taken from a SRAM cell with the Dual Stress Liner (DSL) process [9]. Compared to non-stressed process, DSL process results ring oscillator delay with 12 - 24%, dependent on the fan-out loading. IBM PowerPC™ microprocessor Fmax vs. power improves 7% with DSL compared to single tensile liner. AMD Athlon™ 64 microprocessor [9] Fmax vs. power improves 12 % with DSL compared to non-stressed liner.

b) Stress Memorization Technique.

Local strain can be applied to the channel through a Stress Memorization Technique. In the conventional fabrication process, Source / Drain Si area and poly gate are amorphized by S/D and extension implantation. In the stress memorization process, conventional dopant activation spike anneal is performed after the deposition of a tensile stressor capping layer, such as nitride (Fig 8) [11-13]. The nitride layer will subsequently be removed, and the next step is salicidation. The stress effect is transferred from the nitride film to the channel during annealing and memorized by the re-crystallization of the S/D and poly gate amorphized layers. After active area and gate re-crystallization, the stress inside the channel is memorized. Since the nitride film is disposable, a very thick capping layer can be used to increase the stress level without any process limitation.

A 15% of NMOS improvement is demonstrated when this modular stressor element is added on top of an etch-stop liner, as shown in Fig. 9. The amount of drive current improvement is related to the amorphous layer, anneal condition and stress level of the nitride liner.

c) Embedded SiGe in S/D

Besides the introduction of nitride stressor, a more direct way to provide strain to channel is filling S/D with SiGe. One suggestion is, epitaxial-grown strained SiGe (e-SiGe) is embedded in the S/D regions [14-16,26] or extension location [17] (Fig. 10). When the lattice spacing of this SiGe material is larger than Si, uniaxial compressive strain is induced to the channel. Extra integration processes are inserted after spacer formation, such as selective Si recess




Fig. 8 Integration process of SMT. a) after S/D implantation; b) oxide and tensile nitride deposition; c) S/D and poly dopant activation anneal; d) nitride removal; e) salicidation and subsequent processes.




Fig. 9 15% NMOS current improvement with Disposable Tensile Stressor. Tensile contact etch-stop liner is used.

etch in the S/D regions, and selective and insitu-doped epitaxial SiGe growth. NMOS was protected by capping layer to prevent Si recess and SiGe epitaxial growth. This structure creates a large uniaxial compressive stress to the PMOS channel, thereby resulting in significant hole mobility improvement. An apparent drive current improvement from Intel published data is shown in Fig. 11.

The compressive stress is mainly dependent on the e-SiGe thickness in the S/D, both below and above (raise S/D) the Si surface, and % Ge content in the SiGe. Too high Ge content may cause defects and yield issue. Moreover, the improvement will be also degraded for small S/D overhang regions ((distance from poly gate to STI edge), Further optimization in process is necessary to reduce the adverse effect [15].

Implications

The electron and hole mobility has different dependence on the type of uni-axial stresses and this has been




Fig. 10 SEM photo of PMOS with e-SiGe structure in S/D [26]




Fig. 11 PMOS Ion-Ioff for e-SiGe (Courtesy from Intel, 2004 Fig. 8 of [16])

discussed in Fig. 2. Device drive current can be effectively modulated by mechanical built in stresses. Careful selection on process modular enhancer is necessary to prevent enhancement of one type and degradation of another type of carriers, and the expense of higher process complexity, cost and integration yield. A complete stress model on device parameters, especially Ion and Vt, is recommended for an accurate circuit simulation and verification.

Strained Si begins to be implemented in 65 and 90nm technologies. Fig. 12 shows the IonN / IonP ratio in the recent three generations. The enhancement of drive current from strained Si process will influence the rise and fall time of circuit logic stages and hence overall performance. Applying strain enhancement to both N and PMOS can adjust the ratio back to the appropriate levels, such as DSL (Fig. 7).

Moreover, Vt shift associated with shift in band edges due to channel strain is seen on both NMOS and PMOS




Fig. 12 IonN / IonP ratio in the recent technologies.

devices (Fig 13). The uni-axial stress produced by the process transfers the stress through S/D overhang regions and poly gate to the channel resulting variation of stress along the channel. Hence, the V_t shift is dependent on both channel length and active area geometry. Appropriate V_t adjustment through channel or halo implant can compensate this.




Fig.13 V_t shift due to tensile stress built along the channel.

When the technology reaches deep submicron regime and the active area becomes small, the drive current can be modulated by the mechanical stress from the STI. The source is mainly from STI corners. Longitudinal stress can be modulated by different (e.g. irregular or asymmetrical) S/D overhang regions, whereas different lateral stress can be obtained by different channel widths and adjacent active area. Figs. 14-15 investigate the effect of STI proximity to the gate edge in device performance [1,18-20]. PMOS exhibits higher I_{on} at constant I_{off} with smaller S/D overhang regions i.e. higher compressive stress from STI in longitudinal direction, whereas NMOS I_{on} is decreased. When the channel width is reduced, NMOS is less sensitive to the stress effect; on the contrary, PMOS becomes more sensitive to it. The stress varies along the channel and hence different channel lengths received different stress effects. STI proximity has minimal effect on long channel devices (Fig. 14). As the gate length reduces, the STI stress effect becomes significant, but reduces when the gate length is nominal and short. This suggests that the drive current of the nominal devices is controlled by the halo dose and carrier scattering.

From Figs. 14-15, devices always have STI stress proximity effects, especially in small S/D overhang regions. The effects can be reduced by process material but cannot be fully eliminated. In general, > 50% devices with 2x minimum distance of gate to STI edge in a product [1]. Therefore, understanding the phenomenon and fundamental behavior can help to build and develop an appropriate circuit level device model, rather than using isolated test structure as baseline model.

From the discussion above, stress engineering induced from process integration will affect the V_t and drive current. This will also affect the SRAM design, such as the cell stability (access disturb margin, ADM) and writability (write margin, WRM). ADM is bigger with weak NMOS and strong PMOS, whereas bigger WRM comes from strong NMOS and weak PMOS. SRAM operation margin (ADM & WRM) vary inversely with device current tolerance. If the drive current tolerance increases, the operation margins will

be degraded. Besides stability margin and write margin, read and write performance are also important. Gamma Ratio of $I_{(passgate)} / I_{(pull-up)}$ and Beta Ratio of $I_{(pull-down)} / I_{(passgate)}$ must be adjusted to meet the operation requirements. If NMOS current becomes higher, Beta Ratio remains the same and Gamma Ratio increases. The WRM is better but ADM will be degraded. On the other hand, if PMOS current becomes higher, Gamma ratio is reduced. The cell will be written more slowly. ADM will be better and more stable. Thus, V_t and current have to be adjusted when stress engineering is implemented. In addition to conventional V_t -adjustment and halo implantation correction to modulate the drive and standby current, stress-transfer modular process is important. For example, the stress level in the nitride film during SMT process and etch stop liner in the DSL process can affect both drive current and V_t .

The annealing temperature is also critical in the stress transfer process. It will also affect the device reliability, such as hot carrier concern. Moreover, different methods of stressor deposition, such as nitride film, may provide different




Fig.14 STI mechanical stress effect (different active width) on the NMOS & PMOS drive current changes with different device width. All current is relative to $W \times 0.045 \mu m$ with active size = 1.2um [18].




Fig.15 STI mechanical stress effect changes on different device length. All current is relative to $10 \times L$ with active size = 1.2um [18].

conformity and uniformity; hence affect the stress level in the device channel. Furthermore, many stress-induced processes involve lithography and etching. The new processes may violate the minimum design ground-rule, such as lithography overlay margin and etch bias in the cell layout design of the SRAM cells.

As discussed above, stress-induced process can impact device variances. This can translate into impact on circuit performance and yield. Circuit and layout designers should understand the impact of any new stressed-transfer processes and the chance of under-performance devices. Layout of devices in a critical path should be drawn in a less stress-sensitive way, for example, larger S/D overhang regions (Figs. 14-15).

The fabrication line should implement appropriate methods to monitor the process, such as in-line nitride deposition thickness and film stress, to control the uniformity and repeatability of stress transfer process on large amount of transistors. Devices with different stressor process (such as tensile liner and neutral liner on two different devices correspondingly) are built on same location of a wafer. From the electrical data, stresses under within chip variation, within wafer variation, within lot variation and lot to lot variation can be monitored. Furthermore, devices with different active area (and poly gate) geometries, sizes, and density should be monitored to check the micro-loading effect from film deposition and etching.

Mobility improvement beyond stress engineering

Besides substrate-induced and process-induced stress engineering, wafer substrate orientation and channel orientation can improve mobility. Different surface orientation and direction of applied field for different in-plane stress provide different interaction with carrier transports [21].

a) Substrate Orientation

Beside strained Si in the traditional (100) plane, it may be advantageous to change the crystal orientation to optimize CMOS circuit performance. The carrier mobility of inversion layers depends on surface orientation and current flow directions, due to asymmetry of the carrier effective masses in the Si crystal lattice [22]. The definition of substrate orientation and carrier direction is described in Fig. 16. For PMOS, hole mobility is 2.5 times as high on (110) surface orientation as on a standard (100) wafer surface, depending on the applied effective vertical field. However, electron mobility is degraded on the (110) substrate. Similar to devices fabricated on (100) substrate, those on (110) substrate are sensitive to longitudinal stress and have similar stress characteristics (Fig. 17).

To fully realize the advantage of the carrier mobility dependence on surface orientations, new design and integration have been developed for the Hybrid Orientation




Fig 16 Devices are fabricated on two wafer orientations. Current flow direction relative to wafer flat is indicated.




Fig. 17 Different longitudinal stress in channel provides different drive current in nominal devices in a) (100) and b) (110) substrate surfaces.




Fig. 18 Schematic cross-section and SEM of CMOS on a hybrid-substrate with PMOS on (110) surface orientation and NMOS on (100) surface orientation [24].

Technology (HOT). NMOS is fabricated on the Si substrate with (100) surface orientation and PMOS on (110) surface orientation [23, 24] (Fig. 18). Two types of hybrid substrates are shown in Fig. 19: Type A with PMOS on (110) SOI and NMOS on (100) Si epitaxial layer, and Type B with NMOS on (100) SOI and PMOS on (110) Si epitaxial layer. The hybrid substrate was formed by layer transfer technique through wafer bonding (Fig. 19). Layer transfer process, block-level trench etch and epitaxial re-growth were performed before the conventional CMOS device process (Fig. 20).

CMOS on the hybrid orientation substrates were fabricated with NMOS on (100) SOI and PMOS on (110) epi-Si (Fig. 18). The drive current of PMOS has 30-40% improvement compared to device on (100) substrate (Fig. 21). There is no NMOS degradation in HOT and the behavior is similar to those on (100) wafers. Other device characteristics such as V_t roll-off, junction capacitance and leakage and extension overlap region are very similar between (110) and (100) substrates. These indicates similar dopant diffusion rate in both substrates. With great PMOS current improvement, ring oscillator delay can be improved up to 21% [24, 25], dependent on channel length, fan-out and circuit components.

Further performance gain can be achieved by integrating HOT technology with strained Si, for example, e-SiGe [26], and DSL [27]. Fig. 22 shows our recent best PMOS performance with (110) and stress engineering. Drive current of 720uA/um at $I_{off}=100nA/um$ is observed.




Fig. 19 Process flow of form the hybrid-substrates (type A & type B) [23].




Fig. 21 Characteristics of HOT CMOS. PMOS on (110) epi-Si and NMOS on (100) SOI [24].




Fig. 20 Process flow of fabricating CMOS on hybrid substrates [23].




Fig. 22 PMOS on (110) substrate performance is further enhanced by stress engineering.

b) Channel Orientation Design and Stress Control

On a (100) Si substrate wafer, carriers under the poly gate can flow in different directions (Fig. 23). Holes in the $\langle 100 \rangle$ channel has less sensitivity on mobility from channel stress than $\langle 110 \rangle$ channel, as shown in Fig. 24 [28, 29]. However, electrons mobility have the same sensitivity from the stress in both $\langle 100 \rangle$ and $\langle 110 \rangle$ channels. This advantage brings the technology using higher tensile stress (e.g. contact etch-stop liner) to improve NMOS mobility, and PMOS mobility is not degraded even without selective etch or implantation during stress-transfer process. This can reduce the fabrication complexity. No extra substrate preparation is required, except that appropriate wafer notch is considered.

Summary and Trade-offs

In the nano-technology era, strained Si will be added to continue the Moore's Law. Mobility enhancement technique is attractive and has been discussed above. Some options can be combined for even higher performance gains.




Fig.23. $\langle 110 \rangle$ and $\langle 100 \rangle$ channel on (100) plane.




Fig. 24 20% improvement in pMOS current with <100> carrier direction on (100) substrate when stressed etch stop nitride is used.

In fact, some of them have been integrated in a modular fashion into any existing baseline process for integrated circuit manufacturing. Extra process complexity, cost and yield should be carefully considered (Table 1). In addition, extra process steps may involve extra film deposition or etch. Extra plasma damage and low temperature process may lead to reliability issues.

Biaxial tensile strained Si is considered as a technique in the last decade. However, it has been difficult to implement because of misfit and threading dislocations, Ge out-diffusion, silicide formation difficulty, self-heating effect, higher As diffusion in the S/D extension region, and cost.

DSL (contact etch stop layer) provides enhancement in both NMOS and PMOS. It needs extra steps and ground rule in the liner boundary and contact opening may be a concern. This has been implemented in IBM PowerPC™ and AMD Athlon™.

SMT (Stress Memorization Technique) needs extra steps and is easy to be implemented. It does not have any major process or ground rule limitation. However, it can only improve NMOS performance.

e-SiGe in S/D structure provides highly compressive strain to the channel, and results in large hole mobility improvements. Extra complicated integration steps are necessary; nevertheless, it can provide very good PMOS performance.

HOT technology ((110) substrate) clearly shows an attractive option to improve device performance. However, the impact on circuit performance of mixing SOI and bulk devices on the same chip and circuit design will require more detailed analysis.

Channel orientation (<100> channel, 45 deg notch) is a highly manufacturable technique to reduce integration complexity. It allows NMOS improvement by other stress-transfer process, without any PMOS degradation. However,

PMOS performance cannot be further improved by other stress transfer method.

Ultimate circuit level device model should include all the stress effects, including different channels and widths, S/D overhang regions, distance from adjacent active area in both longitudinal and transverse direction, and their sizes. Combination of different uni-axial stress from different directions will form bi-axial stress effects, leading the model to be more complicated.

The uniaxial channel stress is induced from the sides of the device. Devices with different channel lengths have different stress effects. Many mobility enhancement methods involve uni-axial stress through the active area, such as S/D area. The improvement may reduce from ideal isolated devices to devices inside a product.

Acknowledgements

This work is supported by the independent alliance programs for SOI Technology Development (Sony Electronics Inc., Toshiba America Electronic Components, Inc. and Advanced Micro Devices, Inc.), Bulk CMOS Technology Development (Chartered Semiconductor Mfg. Ltd, Infineon Technologies AG and Samsung Electronics Co. Ltd) and IBM Yorktown Research Division). The authors would like to thank Scott Crowder and Lisa Su for their support of this work.

References

- [1] C. Diaz et al., *CICC Proceeding.*, May 2002, pg. 475-478
- [2] K. Rim et al., *VLSI Symposium*, June 2002, pg. 98-99
- [3] H. C. H. Wang et al., *IEDM Tech. Dig.*, Dec 2003, pg. 61-64
- [4] B. H. Lee et al., *IEDM Tech. Dig.*, Dec 2002, pg. 946-948
- [5] K. Rim et al., *IEDM Tech. Dig.*, Dec 2003, pg. 49-52
- [6] C. H. Ge et al., *IEDM Tech. Dig.*, Dec 2003, pg. 73-76
- [7] S. E. Thompson et al., *Trans. Elec. Devices*, Vol 51, Nov 04, pg. 1790-97
- [8] S. Ito et al., *IEDM Tech. Dig.*, Dec 2000, pg. 247-250
- [9] H. S. Yang et al., *IEDM Tech. Dig.*, Dec 2004, pg. 1075-78
- [10] A. Shimizu et al., *IEDM Tech. Dig.*, Dec 2001, pg. 433-436
- [11] K. Ota et al., *IEDM Tech. Dig.*, Dec 2002, pg. 27-30
- [12] C. H. Chen et al., *VLSI Symposium*, June 2004, pg. 56-57
- [13] R. Khamankar et al., *VLSI Symposium*, June 2004, pg. 162-163
- [14] T. Ghani et al., *IEDM Tech. Dig.*, Dec 2003, pg. 978-980
- [15] K. Mistry et al., *VLSI Symposium*, June 2004, pg. 50-51
- [16] P. Bai et al., *IEDM Tech. Dig.*, Dec 2004, pg. 657-660
- [17] P. R. Chidambaram et al., *VLSI Symposium*, June 2004, pg. 48-49
- [18] V. Chan et al., *IEDM Tech. Dig.*, Dec 2003, pg. 77-80
- [19] R. A. Bianchi et al., *IEDM Tech. Dig.*, Dec 2002, pg. 117-120
- [20] Y. M. Sheu et al., *VLSI Tech, Sys & Appl*, 2003, pg. 269-272
- [21] M. V. Fischeitti et al., *J. Appl. Phys.*, June 2003, pg. 1079-1081
- [22] Sato et al., *Phys Rev. B, Condens. Mat*, 1971 Vol.4, pg. 1950-60
- [23] M. Yang et al., *IEDM Tech. Dig.*, Dec 2003, pg. 453-456
- [24] M. Yang et al., *VLSI Symposium*, June 2004, pg. 160-161
- [25] L. Chang et al., *Trans. Elec. Devices*, Vol. 51, Oct 2004, pg. 1621-27
- [26] C. Ouyang et al., *VLSI Symposium*, June 2005, accepted
- [27] C. Sheraw et al., *VLSI Symposium*, June 2005, accepted
- [28] T. Komoda et al., *IEDM Tech. Dig.*, Dec 2004, pg. 217-220
- [29] K. Uchida et al., *IEDM Tech. Dig.*, Dec 2004, pg. 229-232

	NMOS	PMOS	Disadvantage & limitation
Biaxial Tensile Strain	↑	↑	Extra cost on substrate, difficulty in material, integration, & device design.
Contact etch-stop liner (DSL)	↑	↑	Extra steps in integration, ground rule consideration
SMT	↑	o	Extra steps in integration
e-SiGe	o	↑	High process complexity, difficulty in epi-growth, yield
Substrate Orientation (HOT)	o	↑	Extra Cost on hybrid substrate, extra steps eg. Epi to prepare isolation
Channel Orientation (<100>)	o	↑	No further improvement in PMOS current

Table 1 Summary of all feasible technologies for mobility enhancement. Extra processes are considered, such as selective etch or implantation to prevent performance degradation.