IEEE Home | Shop IEEE | Join IEEE | myIEEE | Contact IEEE | IEEEXplore
IEEE

IEEE Boise Computer Society (IEEE-BCS)


IEEE-BCS Home   |   Calendar   |   Recent Events   |   History   |   Officers   |   Join IEEE-BCS   |   Contact IEEE-BCS
IEEE-BCS Main Menu
»
»
»
»
»

2007 IEEE-BCS Events


  • Wednesday, October 24, 2007,  6:30 to 8:30 pm

    Annual Banquet for the Boise Chapter of the IEEE Computer Society

    Our presenters this year were Caleb Chung and John Sosoka of Ugobe Systems, who discussed innovation and the making of Pelo.

  • Monday, June 11, 2007, 7:00 pm - 8:00 pm: Static vs. Analysis Tools
    Finding The Right Bug Spray

SPEAKER: Anuj Goyal

Location: Boise State University, Micron Engineering Center (MEC) 114 ,
1910 University Drive, Boise, ID


Title: Static vs. Analysis Tools: Finding The Right Bug Spray

ABSTRACT: This presentation will cover the evolution of source code analysis from Lint to the latest technologies of 2007. As the complexity of software has grown in recent years, new methods of automated software analysis and testing have flooded the marketplace, promising greater coverage and the ability to catch bugs earlier in development. You’ll learn the similarities and key differences between the two approaches, and what to look at when evaluating potential additions to
your software QA process.


BIOGRAPHY: Anuj Goyal is a Senior Systems Engineer at Coverity, Inc.

SPEAKER: Brett Davis

Location: HP Main Auditorium, 11311 W Chinden Blvd, Boise, ID

Title: Finite State Machine coding Styles for Implementation of FPGAs

ABSTRACT: Finite State Machines (FSM), are one of the more complex structures found in almost all digital systems today. Hardware Description Languages are used for high-level digital system design. VHDL provides the capability of different coding styles for FSMs. Therefore, a choice of coding style is needed to achieve specific performance goals and to minimize resource utilization for implementation in a re-configurable computing environment such as an FPGA. Presented are the tradeoffs that can be made by changing coding styles. A comparative study on three different FSM coding styles is shown to address their impact on performance and resource utilization for the most commonly used encoding methods for FPGA designs. The results show that a particular coding style leads to a savings in resource utilization with a significant performance improvement over the others while the others pose a consistent performance regardless of the resource utilization outcome.

BIOGRAPHY: Brett Davis is a hardware design engineer at Hewlett Packard


Events From Past Years



IEEE Boise Home   |    IEEE Home   |    Privacy & Security   |    Terms & Conditions