IEEE Computer Society Logo
Welcome to the Phoenix Chapter of the IEEE Computer Society

Introducing Xeon Phi, the New Intel 48 core CPU

Marking a new era in high-performance computing, Intel Corporation introduced the Intel(r) Xeon Phi(tm) coprocessor to bring unprecedented performance for innovative breakthroughs in many areas. The ability to quickly compute, simulate and make more informed decisions has propelled the growth of high performance computing (HPC) and analytics. This has been driven by global business and research priorities to more accurately predict weather patterns, create more efficient energy resources, and develop cures for diseases among many other pressing issues. With the breakthrough performance per watt and other new attributes of Intel Xeon Phi coprocessor, Intel(r) and the industry will help proliferate high-performance computing beyond laboratories and universities and achieve maximum productivity.

About the Speaker

Jim Irvine - Senior Staff Engineer / Technical Lead in the Data Center and Connected Systems Group. Joined Intel in 1990 and has held a variety technical roles within Desktop and Server engineering. He led the design team for Intel's conversion from wire bond to C4 technology and architected the current Intel(r) Xeon Phi(tm) coprocessor package. He currently leads the next generation Intel(r) Many Integrated Core product Platform Architecture Execution Board.