"A 48-Core Single Cloud Computer"

Intel's experimental many-core processor

Jason Howard Advanced Microprocessor Research Intel Labs





Intel Labs June 8, 2010

Content

- Feature set
- Architecture overview
 - Core
 - Memory Model
 - Interconnect Fabric
 - I/O and System Overview
- Design Overview
 - Clocking
 - Message Passing
 - Power management
- Silicon Results
- Programming
- Summary



SCC Feature set

- First Si with 48 iA cores on a single die
- Next generation 2D mesh interconnect
 - Bisection B/W 1.5Tb/s to 2Tb/s, avg. power 6W to 12W
- Power envelope 125W
 - Core @ 1GHz, Mesh @ 2GHz
- Message passing architecture
 - No coherent shared memory
 - Proof of Concept for scalable solution for many core
- Fine grain dynamic power management
 - On die controller for on-package VRs
 - Frequency modulation



	SCC Fullchip			
_	26.5mm	•		
			Technology	45nm Hi-K CMOS Process
			Interconnect	1 Poly, 9 Metal (Cu)
21.4mm			Transistors	Die: 1.3B, Tile: 48M
			Tile Area	18.7mm ²
			Die Area	567.1mm ²
	System Interface + 1/0			





SCC Tile



- 2 P54C cores (16K L1\$/core)
- 256K L2\$ per core
- 16K Message passing buffer
- Mesh Interface Unit
 - Imbedded configuration
 registers
- Router
- Tile area 18.7mm2
- Core area 3.9mm2



Core Memory Management

- Each cores is allocated independent, private memory
- Core cache coherency is restricted to private memory space
 - Maintaining cache coherency for shared memory space is under software control
- Each core has an address Look Up Table (LUT) extension
 - Provides address translation and routing information
- LUT values must fit within the core and memory controller constraints
- LUT boundaries are dynamically programmable





On-Die 2D Mesh

- 16B wide data links + 2B sideband
 - Target frequency: 2GHz
 - Bisection bandwidth: 2 Tb/s
 - Latency: 4 cycles (2ns)
- 2 message classes and 8 virtual channels
 - VC6 for request MCs
 - VC7 for response MCs
- Low power circuit techniques
 - Sleep, clock gating, voltage control, low power RF
 - Low power 5 port crossbar design
- Speculative VC allocation
- Route pre-computation
- Single cycle switch allocation



Router Architecture





SCC system overview





System Interface

- JTAG access to config system while in reset/debug
 - Done on Power Reset from Host
 - Configuring memory controller etc.
 - Reset cores with default configuration
- Management Console PC can use Mem-mapped registers to modify default behavior
 - Configuration and voltage control registers
 - Message passing buffers
 - Memory mapping
- Preload image and reset rather than PC bootstrap
 - BIOS & firmware a work in progress



Clock Distribution







- Balanced H-tree clock
 distribution
- Designed to provide 4GHz clock to tile entry points
- Simulated skew for adjacent tiles – 5ps
- Cross die skew
 irrelevant



Message Passing on RC

- Message passing is done through shared memory space
- •Two classes of shared memory:
 - -Off-die, DRAM: Uncacheable shared memory ... results in high latency message passing
 - -On-die, message passing buffers (MPB) ... low latency message passing
- MPB performance
 - Message Passing Buffers see a 15x improved latency as compared to off die DDR3-800



Message Passing Protocol



 Cores communicate through small fast messages

- L1 to L1 data transfers
- New Message Passing Data Type (MPDT)
- Message passing Buffer (MPB) – 16KB
 - 1 MPB per tile for 384KB of on-die shared memory
 - MPB size coincides with L1 caches



Dedicated Message Buffers

• Messages can be read from / written to one of three locations.

- A message buffer locally in a core's tile.
- A message buffer remotely in another tile
- Off die to main memory

• We believe a remote write, local read has the best performance



Local write, remote read

Remote write, local read



Voltage and Frequency islands



28 Frequency Islands (FI) 8 Voltage Islands (VI)



SCC Clock Crossing FIFO (CCF)

- 6 entry deep FIFO, 144-bits wide
- Built-in Voltage translation: 1:N ratios and pointer separation scanned in
- Key Benefit: independent mesh & tile frequency

\leftarrow Shorter periods $\rightarrow \leftarrow$ Longer periods \rightarrow		
Mesochronous	Vcc_1, F_1	Vcc ₂ , F ₂
Reference clock	Bubble Generator	Bubble Generator Native Ratio
Ratiochronous Clocks (2:1 ratio)	N Alien Ratio	Alien Ratio M CIk RdValid RdCik RdData RdData RdValid RdValid RdData
		(intel)

Closed Loop Thermal Management

- Network of digital temperature sensors
 - 2 per Tile, 48 total
 - Programmable 13-bit counters
 - Outputs written to config registers
 - > Readable by any P54c core for DVFS









Package and Test Board



Technology	45nm Hi-K CMOS Process
Package	1567 pin LGA package
	14 layers (5-4-5)
Signals	970 pins



Core & Router Fmax





Measured full chip power





Power breakdown

Full Power Breakdown Total -125.3W



Low Power Breakdown

Total - 24.7W

Linux

A small Linux build was created targeted st the SCC specific features. The Linux memory driver was modified to enable Linux control of the on-die message passing buffers. Included in this Linux build is a TCP/IP driver for the 2-D mesh, connecting the host-PC and all 48 cores at the software layer.

Also, a TTY driver is included to allow the 48 cores to perform IO commands via memory mapped IO. This enables regular xterm type connections as shown.

		-
telnet: Core 1 of Tile x=0, y=0 (localhost:5012)	X telnet: Core 1 of Tile x=0, y=1 (localhost:5018)	X
-rwxr-x 1 root root 650280 Jan 10 23:00 <pre>stant1_sunch_12 -rwxr-x 1 root root 650248 Jan 10 23:00 <pre>stant1_sunch_1 -rwxr-x 1 root root 650568 Jan 10 23:00 <pre>stant1_sunch_14 rootBrck(x=0,y=0,Core=1);/> roce/ stencil_synch_4 -sh: roce/: Permission denied rootBrck(x=0,y=0,Core=1);/> roce/stencil_synch_4</pre></pre></pre>	<pre>rootBrok(x=0,y=1,Core=1):/> rcoe/csimshift_4 Mark 03: Initial sum on UE 003 equals 322800,000000 Mark 14: Final sum on UE 003 equals 322800,000000 rootBrck(x=0,y=1,Core=1):/> rcoe/stencil_synch_4 1,779153 1,780743 1,782249 1,783702 1,785120 1,786516 1,787905 1,789301 1,79072 1,790472 4,726724 7 36564 4, 736694 4, 736694 </pre>	1
$\begin{array}{c} 1,309680 & 1,312007 & 1,314311 & 1,316859 & 1,318740 & 1,320854 & 1,322941 & 1,324933 & 1,326930 \\ 1,326923 & 1,330935 & 1,332095 & 1,33703 & 1,339085 & 1,341933 \\ 1,344285 & 1,346548 & 1,348793 & 1,35096 & 1,353108 & 1,357184 & 1,357216 & 1,359217 & 1,361201 \\ 1,363187 & 1,365201 & 1,367266 & 1,369340 & 1,371691 & 1,374107 & 1,373135 & 1,395091 \\ 1,370731 & 1,380921 & 1,383052 & 1,385136 & 1,387180 & 1,389190 & 1,391173 & 1,333135 & 1,395091 \\ 1,37073 & 1,393076 & 1,401183 & 1,403483 & 1,405840 & 1,405221 & 1,410371 \\ 1,412572 & 1,414717 & 1,416762 & 1,418736 & 1,42673 & 1,422593 & 1,424503 & 1,426410 & 1,428329 \\ 1,490491 & 1,449916 & 1,451031 & 1,452994 & 1,4054781 & 1,46600 & 1,458421 & 1,460260 & 1,462128 \\ 1,46491 & 1,446916 & 1,461031 & 1,470490 & 1,472410 & 1,475770 & 1,479606 \\ 1,453263 & 1,486442 & 1,468463 & 1,49027 & 1,493615 & 1,497080 & 1,498888 \\ 1,500788 & 1,502884 & 1,504884 & 1,506794 & 1,550413 & 1,5536270 & 1,533621 & 1,538621 & 1,538621 \\ 1,523842 & 1,526826 & 1,528947 & 1,550431 & 57516 & 1,550796 & 1,538621 & 1,538651 & 1,538671 & 5,53867 & 1,538621 & 1,538621 & 1,538621 & 1,538651 & 1,538621 & 1,538621 & 1,538621 & 1,538621 & 1,538621 & 1,538651 & 1,538651 & 1,55976 & 1,538621 & 1,538621 & 1,538651 & 1,559786 & 1,553862 & 1,552867 & 1,5538651 & 1,550796 & 1,559861 & 1,559861 & 1,55976 & 1,55976 & 1,55976 & 1,55976 & 1,55976 & 1,558651 & 1,550796 & 1,55976 & 1,55976 & 1,55976 & 1,55976 & 1,55976 & 1,55976 & 1,55976 & 1,55976 & 1,55976 & 1,55978 & 1,558651 & 1,55978 & 1,55978 & 1,558681 & 1,55978 & 1,558681 & 1,55978 & 1,559778 & 1,55978 & 1,559778 & $	1,802765 1,300642 1,807075 1,802603 1,810060 1,811464 1,812839 1,814208 1,81559 1,817025 1,818521 1,82010 1,82177 1,82348 1,825397 1,827292 1,824248 1,843927 1,845603 1,947221 1,84903 1,85106 1,853205 1,855296 1,857260 1,859038 1,860626 1,862370 1,864612 1,865825 1,86705 1,858296 1,85725 1,87126 1,87422 1,84903 1,851105 1,853205 1,858296 1,85725 1,87126 1,87326 1,87427 1,838458 1,875991 1,881979 1,884134 1,885382 1,887547 1,88894 1,87201 1,879591 1,881979 1,884134 1,885382 1,887547 1,988894 1,893090 1,891197 1,89266 1,89334 1,909232 1,911646 1,913527 1,914997 1,916188 1,917202 1,918116 1,918988 1,9187 1,909232 1,911646 1,913527 1,914997 1,916188 1,917202 1,918116 1,918988 1,9187 1,937213 1,939922 1,941706 1,942944 1,943871 1,944624 1,945832 1,94505 1,94653 1,946533 1,969258 1,97763 1,977133 0,1971856 1,952262 1,972610 1,972934 1,97326 1,965533 1,969258 1,97056 1,977420 1,974330 1,971356 1,972626 1,972634 1,972634 1,97264	5 2 8 1 4 3
1,565056 1,567565 1,569259 1,570610 1,571893 1,573238 1,574682 1,57625 1,577865 1,577603 1,581428 1,583283 1,585582 1,589388 1,593880 1,598585 root@rck(x=0,y=0 ,Core=1):/>	2.000000 2.0000000 2.0000000 2.000000	° 1
X teinet: Core 0 of Tile x=0, y=0 (localhost:5010)	🔀 🗙 telnet: Core 0 of Tile x=0, y=1 (localhost:5014)	X
<pre>Hark 14: Final sum on UE 000 equals 322800,000000 root@rck(x=0,y=0,Core=0):/> rcce/stencil_synch_4 Executing 1001 iterations 1,000000 1,000000 1,000000 1,000000 1,000000 1,000000 1,000000 1,000000 1,000000 1,000000 1,000000 1,000000 1,000000 1,000000</pre>	Clearing own MPB Start w/o argument for interactive mode Done! Bye rootErof(x=0,y=1,Core=0);/> rcce/csimshift_4 Mark 03; Initial sum on UE 002 equals 322000,000000 'Mark 14; Final sum on UE 002 equals 321200,000000 rootErof(x=0,y=1,Core=0);/> rcce/stencil_synch_4	
1.021070 1.028812 1.032219 1.034006 1.038100 1.038861 1.038461 1.03849 1.038948 1.037405 1.037861 1.038500 1.038505 1.038605 1.040722 1.042529 1.042513 1.055300 1.061874 1.065965 1.068661 1.070437 1.071797 1.072830 1.073835 1.074713 1.07554 1.07651 1.077567 1.078564 1.060566 1.038056 1.066795 1.092254 1.079712 1.100994 1.103870 1.106074 1.107832 1.109308 1.110618 1.111850 1.113737 1.114356 1.115783 1.117451 1.119496 1.122104 1.125436	1,602526 1,603934 1,605060 1,606051 1,607090 1,608263 1,609580 1,611022 1,61256 1,614221 1,615902 1,617579 1,619677 1,622477 1,626366 1,629657 1,631156 1,63223 1,633078 1,633893 1,634813 1,635891 1,637127 1,638496 1,63997 1,641540 1,643121 1,644665 1,646461 1,648598 1,651055 1,653199 1,661325 1,66275	8 1 1
115027 1.151796 1.153496 1.155737 1.157589 1.145074 1.142727 1.14878 1.150237 1.151796 1.153496 1.155737 1.155759 1.160124 1.16130 1.166389 1.169666 1.172700 1.175400 1.177776 1.179884 1.181794 1.183573 1.185287 1.18593 1.183786 1.190604 1.192621 1.194852 1.197333 1.20059 1.202945 1.202843 1.208592 1.211150 1.213494 1.215649 1.217656 1.219562 1.221415 1.202345 1.222146 1.222146 1.222156 1.222348 1.223645 1.221455 1.202345 1.222454 1.222156 1.222364 1.222364 1.225456 1.221455	1,694261 1,605760 1,667294 1,668308 1,670470 1,672172 1,673634 1,681703 1,685314 1,674739 1,675594 1,675633 1,677176 1,678107 1,679178 1,680384 1,681703 1,68314 1,684580 1,666667 1,687518 1,688964 1,690403 1,691792 1,693364 1,681703 1,68170 1,60468 1,694981 1,695660 1,696785 1,697806 1,698393 1,700178 1,701509 1,70291 1,704368 1,705845 1,707303 1,708733 1,710121 1,711444 1,712651 1,72138 1,713755 1,744795 1,741595 1,716392 1,716092 1,7181444 1,712651 1,72138	.0 .2 96
1,259740 1,21497 1,24975 1,26976 1,26507 1,26724 1,265616 1,272054 1,258987 1,260947 1,262965 1,265070 1,26724 1,265616 1,272054 1,274560 1,277020 1,279426 1,281751 1,283984 1,266126 1,288194 1,290208 1,292192 1,294170 1,296168 1,298211 1,300322 1,302517 1,304806 1,307187 Total time: 0,543697	1,724741 1,72622 1,727702 1,729163 1,730586 1,731947 1,733287 1,734435 1,73628 1,736281 1,738025 1,739277 1,74685 1,741898 1,743277 1,74469 1,746159 1,747651 1,749159 1,750669 1,752160 1,753065 1,754975 1,756270 1,757628 1,759989 1,760324 1,76162 1,76309 1,764391 1,765787 1,76721 1,768677 1,770180 1,771719 1,773286 1,774861 1,776413 1,777897 root@rck(x=0,y= _corres_0);/)	8 .4 1



Linpack and NAS Parallel benchmarks

Linpack (HPL): solve dense system of linear equations
 Synchronous comm. with "MPI wrappers" to simplify porting



2. BT: Multipartition decomposition

- Each core owns multiple blocks (3 in this case)
- update all blocks in plane of 3x3 blocks
- send data to neighbor blocks in next plane
- update next plane of 3x3 blocks

- 3. LU: Pencil decomposition Define 2D-pipeline process
 - await data (bottom+left)
 - compute new tile
 - send data (top+right)





Linpack, on the Linux SCC platform

- Linpack (HPL)* strong scaling results:
 - GFLOPS vs. # of cores for a fixed size problem (1000).
 - This is a tough test ... scaling is easier for large problems.





LU/BT NAS Parallel Benchmarks, SCC

Problem size: Class A, 64 x 64 x 64 grid*





Power Management Demo

Scc_pm - Mozilia Firefox <@rckffox1.jf.infel.com>	X M Imhoward on mrilab1000: /shared/DEMOS/ECO_Q - Shell - Konsole			
Elle Edit View Higtory Bookmarks Tools Help		Session Edit View Bookmarks Settings Help		
● scc_pm	,	root@rck47:/>	-	
		root@rck47:/>		
SCC Power Management	SCC Power Management			
See Fower Hanagement	inter	root@rck47:/> root@rck47:/>		
		root@rck47:/>		
		root@rck47:/>		
		rooterck47://		
Advanced Workload Aware Power Management Technology	Power Management	root@rck47:/>		
		root@rck47:/>		
Fine-grained dynamic frequency and voltage Control	OFF ON	root@rck47://		
		root@rck47:/> /shared/DEMOS/ECO_Q/new_pwr_app.exe		
		Beak Creak and smaller	(H.K.)	
		Individual CPU usage		
		and and and and and and	gormen .	
			\bigcirc $ $	
		$\square \bigcirc \bigcirc$	(market)	
		and product product product product of the second	an a	
			(\mathbf{r})	
			anne -	
		and the the test of te	Sale of Sales	
			<u> </u>	
		Set style of individual CPU usage section	rinu)	
		Comprise Crashmanager style Comprised (ver		
		- Over-all CPU usage of enabled cores		
	ready ready		e	
at the second se	30			
Done				



Summary

- A 48 IA-32 core processor in 45nm CMOS
 - Second generation 2D-mesh network
 - 4 DDR3 channels in a 6×4
 - Highest level of IA-32 integration
- New message passing HW for increased performance
 - 384KB of on-die shared memory
 - Message passing memory type
- Power management employs 8VIs and 28FIs for DVFS
- Chip dissipates between 25W and 125W as performance scales
 - 25W at 0.7, 125MHz core, 250MHz mesh and 50°C
 - 125W at 1.14V, 1GHz core, 2GHz mesh and 50°C

