

The IEEE San Fernando Valley Section Chapter of Computer & Communications Joint Society (CCC) & DTS, Inc.

Welcome you to the Presentation on The FPGA: An Efficient Alternative to Implementing DSP Algorithms

By Mr. Stevie Rhim

Application Engineer at DTS, Inc.

Date: Wednesday, March 25, 2009

Place: DTS, Inc. 5171 Clareton Drive, Agoura Hills, 91301

RSVP: By Mar 21 to Ms. Irena Kageorgis, irenakageorgis@ieee.org

Theatre Seating Capacity: 40. Please RSVP early

Information: Jamie Bemaras, jbemaras@ieee.org

- 6:30 pm Registration (Be prepared to sign an NDA. Please arrive early)
- 7:00 pm Professional Networking, Pizza and Refreshments
- 7:30 pm Presentation (Meeting following the presentation.)

Abstract

In the last 20 years, standard digital signal processing (DSP) algorithms and protocols have become increasingly more complex to meet consumer demands for faster processing and higher functionality in applications ranging from wireless communications to digital audio/video equipment. As a result, the efficiency of a solution's hardware/software architecture and its level of design maintainability in the development and verification processes have begun to overtake platform reliability, as the determining factors for system robustness. Because of their dedicated resource repositories consisting of memory, MAC engines, and other glue logic elements, FPGAs (Field Programmable Gate Array) have proven to be a highly viable alternative to ALU-based (Algorithmic Logic Unit) DSPs for meeting this shift towards creating DSP solutions which offer a more efficient use of processing power to meet an application's required MIPS. Find out more about how these performance advantages can affect the success of FPGAs in DSP markets.



Speaker Bio

Stevie Rhim currently works for DTS as an applications engineer supporting licensees in both the semiconductor IC and consumer audio industries wishing to implement the DTS' patented surround-sound audio decoding IP into audio DSP solutions. Previously, he has held various engineering roles with Cirrus Logic in Austin, TX as well as with Xilinx in Tokyo, Japan where he began his work in supporting FPGA hardware-based DSP designs. During his employment with Xilinx in Japan, he conducted technical trainings and engineering seminars on Xilinx's FPGA-based DSP Implementation Design Flow techniques and software tools for all of the major consumer electronic manufacturers in Japan. He holds a B.S. in Biomedical Engineering from The Johns Hopkins University and an M.S. in Inter Engineering from the University of Washington.



Celebrating 125 Years
of Engineering the Future

IEEE-CCC Speaker Program

Waveguide Array Antennas & Microchip Reflectarrays for Space Applications, by Dr. Sembian Rengarajan, CSUN

- April 15, 2009

The Model Web by Dr. Garry Geller

- May 20, 2009

JPL Software Seminar, Chaired by Mr. Leonard Reder, JPL

- June 13, 2009

IEEE-SFV Section News

Biotechnology, Clean Fuel Nanotechnology by The Engineer's Council on

- February 27, 2009 (8AM-5PM - breakfast & lunch provided)

<http://www.engineerscouncil.org/Conference/>

SFV Engineers Council Awards Banquet

- February 28, 2009

SBIR Entrepreneur's Workshop

- March 28, 2009

IEEE Senior Member Elevation Clinic


- Planned for April 2009

2009 Entrepreneurship Business Plan Competition

- Summer 2009

For more Information, visit:

<http://www.ewh.ieee.org/r6/sfv/>

 **5171 Clareton Dr**
Agoura Hills, CA 91301-4523

