


Wafer Level Packaging
... The Next Turn in the Road

Dr. Thomas Di Stefano
Centipede Systems, Inc.

IEEE CPMT 2009

T. H. Di Stefano 

The slide features a large purple circle on a black background. The text is centered within the circle. At the bottom of the slide, there is a horizontal bar with a blue-to-purple gradient, containing the speaker's name and the company logo.




Could back end packaging and test provide productivity improvements like the Moore's Law gains enjoyed by Semiconductor FABs?

- **Wafer Level Processing**
- **Lights Out Automation**
- **Standard Handling Protocols**
- **Intelligent Burn-in and Test**

T. H. Di Stefano IEEE CPMT – June 10, 2009


The slide has a solid blue background. The title and list items are in yellow text. At the bottom, there is a horizontal bar with a blue-to-purple gradient, containing the speaker's name on the left and the date on the right.



Semiconductor Productivity Gains

- Parallel Processing – More Devices per Wafer**
 - Increasing level of integration
 - Shrinking device dimensions
- Device Improvements**
 - Increases in Clock speed
 - Fewer devices per Cell
- Automation**
 - Lights out FAB
 - Focus on process/tool improvement

T. H. Di Stefano IEEE CPMT – June 10, 2009



Single Wafer FOUP *

- Standard Interface for Full Automation of FAB Front End
- Enables Lights-Out Semiconductor Automation*

* Front Opening Unified Pod
+ Allen Ibara, CEO PhiAm

T. H. Di Stefano

IEEE CPMT – June 10, 2009

Lights Out Automation *

Cycle Time

- 50% improvement in two years

Tool Utilization

- 10-30% improvement in two years
- Re-use of (standard) tools is essential

Process Learning

- Focus on tool and process instead of moving WIP
- WIP is moved automatically

* From Tom Franz, VP and GM FAB/Sort Manufacturing, Intel Corp.
VLSI Research July 25, 2007

T. H. Di Stefano

IEEE CPMT – June 10, 2009

Packaging/Test Productivity

Relatively Static Cost Structure

- Packaging cost per chip slowly decreasing
- Test costs increase with complexity
- Test and burn-in fixtures
- Lack of standardization
- Mixture of handling and logistics protocols

T. H. Di Stefano

IEEE CPMT – June 10, 2009

Lights Out Automation

Key Enabling Factors for the Back End

- Wafer Level Packaging Facilitates Automation (FOUP)
- Standard Chip Transport (Tray)
- Test in Tray (TNT)
- Intelligent Burn in (TDBI)

T. H. Di Stefano

IEEE CPMT – June 10, 2009



Tessera WAVE
IEEE CMPT 1999


WLP 1999


- Driven by Size/Performance
- Solder Attach to PCB
- Single Chip Applications
- Cost Parity

WLP 2009

- Driven by Cost
- Through Silicon Via Option
- SiP and Stacking Applications
- Integrated Processing

T. H. Di Stefano IEEE CPMT – June 10, 2009





WLP Enjoys Exceptional Growth

TechSearch Projects 14% Growth (CAGR) for 2007 - 2014

- Diverse set of applications & technologies
- Growth concentrated in packages < 50 pins
- Driven by performance, form-factor (...AND COST!)


Growth in Wafer Level Packaging of MEMS Devices

- Camera chips
- Pressure sensors
- Crystal Oscillators, ...

Emerging Applications in Through Silicon Via (TSV)

- Stacked memory

T. H. Di Stefano IEEE CPMT – June 10, 2009



WLCSP Market*



- Strategic and rapidly growing WLCSP business
- > 1.3 Billion WLCSP's shipped since 2005
- >95% of WLCSP's shipped include RDL and lead free solder bumps
- Multiple customers in production, wide range of new designs in qualification
 - 0.5mm pitch dominant
 - 0.4mm pitch emerging
 - 0.3mm pitch in development
- First 300mm WLCSP qual achieved in T5 as of October 1, 2006
- Global wafer level process manufacturing footprint
 - 7 countries and 15 sites

* From Lee Smith, Amkor

© 2008 Amkor Technology, Inc.

T. H. Di Stefano IEEE CPMT – June 10, 2009

The slide has a blue background with yellow text. It lists key market statistics for WLCSP (Wafer Level Chip Scale Package) technology. The text is organized into bullet points, with sub-bullets for specific details like pitch sizes and manufacturing footprint. A source note and copyright information are included at the bottom of the slide area.



Wafer Level Packaging

Utilizes Processing to achieve lower costs

- Wafer Processing
- Wafer Handling and Automation
- Industry Standards

WLP is not a specific packaging technology

- Small bumped die
- MEMS
- Through silicon via
- Stacked Chips
- ...

T. H. Di Stefano

IEEE CPMT – June 10, 2009



T. H. Di Stefano

IEEE CPMT – June 10, 2009

WLP has not gone Mainstream (i.e. DRAM)


- Reliable Solder Attach Technology
- Cost Effective Wafer Burn-in and Test
- Cost!

Recent developments could change the game

- SiP relaxes thermal mismatch problem
- TSV allows stacked chips
- Intelligent burn-in and test
- Automation Standards



T. H. Di Stefano

IEEE CPMT – June 10, 2009



COURTESY ALLVIA

TSV (Thru-Silicon Via)



Thru Silicon-Via


T. H. Di Stefano

IEEE CPMT – June 10, 2009

Full Wafer Burn-in ??

Technical Obstacles:

20,000 - 50,000 contacts




From 25C to 150C
Alumina → Silicon
Moves ~ 100 μ m

Cost: Must cost << \$50,000
Equivalent to burn-in sockets & boards.



T. H. Di StefanoIEEE CPMT – June 10, 2009


Automated Handling for Test and Burn-in



- **Test-in-Tray**
 - Test only good die
 - Standardized handling
 - Test and Burn-in on the same tray
 - Cost !

T. H. Di StefanoIEEE CPMT – June 10, 2009






Test in Tray (TNT)

- Standardized Format
- Fully Automatic Handling
- Parts Stay in Tray Throughout Back End
- Burn-in, Test, Mark, Clean and Pack
- All Device Types

T. H. Di Stefano IEEE CPMT – June 10, 2009



Integrated Back End



WLP or TSV → Wafer Probe → Wafer Dice → Run-in (TDBI) → Final Test → Mark → Tape →

Lights Out Automation = FOUF Transport + TNT Transport

T. H. Di Stefano IEEE CPMT – June 10, 2009



Wafer Level Packaging

Packaging and Test can Contribute to Productivity



Future

- Wafer Processing of Package Components
- Automation of Wafer Handling (FOUP)
- Test in Tray (TNT)
- Intelligent Burn-in and Test
- Lights out Factory

T. H. Di Stefano

IEEE CPMT – June 10, 2009