



High-Reliability Through Silicon Via (TSV) Solutions for Image Sensor Packaging

Belgacem Haba, Ph.D.
TESSERA
13 January 2010

TESSERA



Outline

- Why a Through Silicon Via (TSV) ?
- Adoption and Barriers
- CMOS image sensors and TSV
- Conclusion

Third direction: Z direction

- As many die as possible in z-direction
- 3 solutions:
 - Wire bondable die stacking in single package
 - Package stacking (POP: package on package)
 - Ball-Stack
 - Fold over
 - Through via die stacking




Hynix 20 stacked
NAND Flash Chips
@1.4mm



TSV – actually an old technology


Co-planar GaAs RF die always have TSVs!

Via hole grounding technology
used in commercial GaAs MMICs
since 1976!



Source: MWT Inc, OPT Inc, STS Inc


TSV Process Routes



TESSERA

TSV Process Steps


- Etch through thickness of silicon wafer, to oxide stop
- Etch through silicon oxide dielectric underneath bond pad, to metal stop
- Apply dielectric to sidewalls
- Form conductive pipe
 - Apply conductive film to sidewalls
 - Fill vias with metal (optional)




TESSERA

Silicon Through-hole Formation

A wide variety of basic profiles



+ a range of combinations



Source: Alcatel


TESSERA

Plasma Etching of Silicon


Wet chemistry has insufficient detail for this application

Plasma (dry) etching always used

- Tapered etch (SF_6 chemistry)
- Anisotropic etch
 - Bosch process (SF_6 / C_4F_8 alternating chemistry)
 - SF_6 etch with O_2 , Cl_2 and HBr sidewall passivation




Source: Alcatel



TESSERA

Plasma Etching of Silicon

Aspect ratio determines etching rate



TESSERA

Why a TSV ?

- When performance fails
- When form factor is needed
- When it simplifies the structure or process

TESSERA

The Problem with Interconnects

- More than 50% of electronics power is consumed by interconnects

$$\text{Power} \sim C \cdot V^2 \cdot F$$

Capacitance

Voltage

Frequency

- Interconnect length does not scale with transistor nodes
 - Complexity increases to keep chip size constant e.g. memory




RC delay is tending to increase

1mm PCB track ~100 times intrinsic NMOSFET delay

TESSERA

3D Cost Effective way to Scale

At flash capacity >64 Gb, expect to see
a big cost differential between 2-D and 3-D




NP

Webcast: Through-Silicon Vias: Ready for Prime Time?, Semiconductor International, 3/25/2008

TESSERA

Optical Exposure Systems “Steppers and Scanners”




$$R = k \frac{\lambda}{NA}$$



TESSERA

Lithographic Lenses



$$NA = K_1 \frac{\lambda}{n \sin \theta}$$

$$NA = K_1 \frac{\lambda}{n \sin \theta}$$

Starlith 500 Lens (Zeiss)

TESSERA

Outline


- Why a Through Silicon Via (TSV) ?
- Adoption and Barriers
- CMOS image sensors and TSV
- Conclusion

TESSERA 

Evolution of Memory



- 5MB IBM hard drive, 1956




Jan 7th PR: SanDisk Announces the 12-Gigabyte microSDHC Card – the World's Largest Capacity Card for Mobile Phones

TESSERA 

Through Silicon Vias

Eight Stacked Chips (WSP)



8-die Stack

19

TESSERA

Example Via Last TSS Memory Application (Samsung ISSCC2009)





Figure 7.2.7: Die micrograph of the fabricated chip and cross-sectional view of TSVs. The chip size is 10.9x3.0mm².


8Gb DDR3 DRAM

- 4 tiers
- 2010 ramp-up.
- Overcomes scaling limit



TESSERA

SHELLCASE MVP structure



TESSERA

Latest High Die Stacking Press Releases



Samsung

- 16 die stacked
- 8Gb NAND flash chips, can enable up to a 16 gigabyte (GB) MCP solution
- Wafer-thinning technology to only 30-micrometers (μm) (65% thickness of 10 chips)

November 01, 2006



Akida Elpida

- 20 stacked NAND Flash Chips @1.4mm thickness
- Die Thickness: 30 μm

April 23, 2007



Hynix

- 20 stacked NAND Flash Chips @1.4mm thickness
- Die Thickness: 25 μm

May 06, 2007

High die stacking (beyond 4-6) has substantial manufacturing challenges:


- High cost
- Compound yield
- Complex assembly process
- Questionable reliability performance

TESSERA

Stacking By Edge Connect



16-die Flash Stack



16-die Flash Stack



Source: 3 D Plus

8-die Flash Stack


TESSERA 

24 WLS Within a Package < 1.0 mm


Micro SD Card Footprint



Cross Sectional SEM

TESSERA 

Final Product (Ready For Wire Bond)



TESSERA 

Outline

- Why a Through Silicon Via (TSV) ?
- Adoption and Barriers
- CMOS image sensors and TSV
- Conclusion

TESSERA 

The Potential of Imaging






Image Sensor Trends



Source: Techno Systems Research 2008


TESSERA

Cell Phone Camera Trend




TESSERA

Market Adoption: Imager Wafer-Level Packaging (WLP)



TESSERA


Camera Module Trend



Transition from traditional plastic lenses and barrel to reflowable camera module

TESSERA


Image Sensor Packaging Trend



- COB line requires Clean Room infrastructure (camera module assembly yield)
- COB requires substrate, connector, flex
- Die size shrink (more dice on wafer → WLP cost per die is reduced)
- Industry drive for Wafer Level Camera and reflowable camera modules.

TESSERA


CMOS Sensor



TESSERA 

Micro Lenses

Provide optical compensation for low fill factor of imagers, but...




- Require air space above micro lenses
- Collect particles
- Limit subsequent thermal excursions




TESSERA 

COB Assembly

Smaller pixels - More particle problems

TESSERA 

COB vs WLP Module Yield




Particle Contamination During COB Manufacturing
Decreases Yield at Higher Resolution

TESSERA 


Wafer Level Packaging

WLP “solves” the problem of particle contamination by applying a protective glass cover to the die, while in wafer form, as the FIRST step of the module build process.



TESSERA 



Wafer Level Package: Ball Grid Array interconnect



- Chip size package
- Electrical connection is through embedded leadframe and solder balls
- Entire wafer is encapsulated and then singulated
- Resulting particle-free package can then be built into a module using surface mount assembly techniques

TESSERA 


Wafer Level Package: Ball Grid Array interconnect



TESSERA

Image Sensor Evolution for WLP


ShellCase
WLCSP



In Future: Transition from edge connect to TSV → WLCSP


TESSERA

Typical TSV



TESSERA

TSV Thermal Cycling



TESSERA


Cost and Reliability Barriers

- Semiconductor-based equipment set (expensive)
- Semiconductor-grade materials (expensive)
- Slow throughput (high capital \$ / wafer)
- Critical processes all conducted at blind end of high aspect ratio via (low yield)
 - Oxide etching
 - Ohmic contact to back side of bond pad
 - Sidewall passivation and conductive coating
- Sharp changes in section at top and bottom of via (vulnerable to fatigue during thermal cycling)

TESSERA

The Problem with TSV.....

**TSVs have never been
widely adopted by industry**




TESSERA

A New Approach to TSVs

- Low cost Si polymeric passivation
 - Thicker than SiO₂ (few microns instead of less than micron).
 - Passivation uniformity
 - No need for very expensive tools (of the shelf coater instead of LPCVD/ PECVD).
- Make TSV structure using PCB tools
 - Laser Drill through Polymer and bond pad
 - High throughput and low cost per drilled Via
 - Of the shelf Laser tool
- Low Cost Lead Metalization
 - No need for Via fill process
- Proven Supply Chain
 - Rely on HVM proven material/ tools

TESSERA 


SHELLCASE MVP structure




"T- Contact": Through Pad Interconnect

TESSERA 

SHELLCASE MVP flow – cont.



Apply PR Via mask




Etch tapered holes through silicon


Source: Tessera

TESSERA

SHELLCASE MVP flow – cont.



Apply polymeric passivation




Laser ablate small via through Si polymeric passivation, oxide and bond pad


Source: Tessera

TESSERA

SHELLCASE MVP flow – cont.



Coat with metal




Pattern metal


Source: Tessera

TESSERA

SHELLCASE MVP flow - cont.



Apply and
pattern solder
mask



Apply solder to
form BGA
interface

Source: Tessera


TESSERA

Electrophoretic Paint

Electrophoretic painting is an immersion painting process in which charged paint particles are attracted to an oppositely charged metallic surface. Deposition ceases when the coating forms a dielectric layer.




Image may be subject to copyright by owner



TESSERA


Self-limiting coating thickness Vs applied potential



Source: Tessera Inc.

TESSERA

SHELLCASE MVP- process details



Source: Tesser

TESSERA

SHELLCASE MVP - Reliability Results

Test	Test Conditions	Standard	Duration	Results
Automotive specification				
Moisture soak (pre-conditioning) Level 1 – MSL1	<ul style="list-style-type: none"> • 125°C / 24hrs • 85°C/85% RH/ 168 hrs • Reflow (peak 265°C) / 3 times 	JESD22-A113-D	1 sequence	Pass
Steady state temperature humidity - TH	<ul style="list-style-type: none"> • 85°C/85% RH 	JESD22-A101-B	2000 hrs	Pass
High temperature storage life HTS	<ul style="list-style-type: none"> • 150°C 	JESD22- A103-A	2000 hrs	Pass
Temperature Cycling - TMCL	<ul style="list-style-type: none"> • -40°/+125° • 32 cycles/ day 	JESD22-A104-B	2000 cycles	Pass

TESSERA


SHELLCASE MVP – Module Level Reliability

Test	Test Conditions	Standard	Duration	Results
Low Temperature Operation	• -20°C	Cell Phone Maker #M/ #N	96 hrs - operational	Pass: Optical and functional
High Temperature Operation	• 80°C	Cell Phone Maker #M/ #N	96 hrs - operational	Pass: Optical and functional
Thermal Shock	• +80°C, 30min • - 20°C, 30min	Cell Phone Maker #M/ #N	35 Cycles	Pass: Optical and functional
High Temperature and Humidity	• 80°/95%RH	Cell Phone Maker #M/ #N	96 hrs - operational	Pass: Optical and functional
Vibration Test	• 20-2000 Hz • 0-8gr • 3 axis, 15 min per plane • Load 100gr	Cell Phone Maker #M/ #N	1 Cycle	Pass: Optical and functional
ESD	• +/- 0.5KV, 1KV, 2KV	Cell Phone Maker #M/ #N	1 Cycle	Pass: Optical and functional

TESSERA 


SHELLCASE MVP: WLCP for CMOS Image Sensors

- Low cost, high yield, wafer level package
- Exceptional reliability – meet MSL 1 and exceeds automotive specifications
- Micro Via Pad interconnect – true TSV technology



TESSERA 


Wafer Level Camera : Process Overview



Step B: Wafers are aligned and diced

TESSERA 


Wafer Level Camera : Process Overview



Step C: Wafers singulated into individual optical elements

TESSERA 


Wafer Level Camera : Process Overview



Step D: Assembly optical elements on image sensors

TESSERA 

OptiML WLC Technology



TESSERA 

Revolutionizing the Camera Module



TESSERA 

Conclusions

- Packaging of image sensors at the wafer level
 - Cost-effective solution
 - Eliminates multiple camera module elements
 - Allows reflowable camera module
- Low adoption rate of TSVs
 - High cost
 - Low yield
 - Low reliability
- Leveraging PCB industry materials and tool set greatly decreases the cost of making TSVs
- SHELLCASE MVP is the TSV solution for WLP of Image Sensors
 - Low cost
 - Reliable

TESSERA 



Thank You

bhaba@tessera.com

TESSERA