# Design of High Density & 3D Packaging: Tools and Knowledge

Thomas S. Tarter Package Science Services LLC

IEEE/CPMT Technical Luncheon September 23, 2010




#### **Outline**

- Package Design Flow (the old way)
- Package Design Flow (the right way)
- Evolution of Packaging Sciences
- Package Selection
- Moore's Law, Miniaturization and Cost
- Chip Stacking and High-Density Designs
- Electrical Design and Analysis
- Conclusion




Package Science Services

Page 1 www.cpmt.org/scv









# IC PACKAGING DESIGN **FLOW** (The Right Way)

# **Evolution of Packaging Science**

- > The old model of creating the device and then packaging it is long gone
- Chip manufacturing has evolved to where simple, lowperformance designs can be packaged in the millions and billions with high yield and extremely low cost
  - This presents the illusion that all packaging is simple and should be relatively easy and low cost
- Successful packaging of high technology devices requires consideration at the outset of the device design
  - Concurrent design practices for the device and package are mandatory for high performance products
- But the stigma remains



Package Science Services

Page 4 www.cpmt.org/scv


# IC Packaging Science


Failure Analysis


- Packaging of complex silicon devices requires a deep knowledge of many aspects of high-technology engineering disciplines
  - As an example, packaging a high lead-count chip requires knowledge of electrical, thermal, mechanical, chemical, reliability and materials engineering
  - Taking the next step from prototype to mass-manufacture requires knowledge of manufacturing processes, materials, statistical methods (SPC), failure analysis and supply chain
- These disciplines must be known and used in the conceptualization, design and implementation of any package design




Package Science Services








# Moore's Law and packaging






- able to keep pace with Moore's Law by shrinking transistors
- The industry has been > Limitations to transistor > gate size are an issue in the future and interconnect losses pose a serious problem for high speed chips now
- 3D packaging provides increased density and performance and is a key element to meeting/exceeding Moore's predictions



Package Science Services

#### Miniaturization and Performance








- High performance computing is limited by interconnect losses
- Interconnect scalability cannot keep pace with gate length
- Interconnect switching > power can be 50% of overall dynamic power
- Stacking chips can reduce chip-to-chip interconnect length but does not address onchip interconnect length

Through-silicon vias help to reduce interconnect losses onchip and chip-to-chip Challenges include coupling and substrate interaction



Package Science Services

Page 7 www.cpmt.org/scv



# **Increasing Packaging Density**

- The need for higher integration is met by innovative package design
- Stacked chips
  - Initially used for memory applications
    - Same size memory chips stacked with spacers, offsets or alternating die orientations
- Later moved to functional blocks with memory, logic, ASIC and special function
  - Varied chip size stacked 'wedding cake' style
  - Combination of wirebond and flip-chip
  - Leadframe, BGA and SMT package types




Package Science Services

Page 8 www.cpmt.org/scv

# Stacked Packages

- In some cases, it is not practical or possible to stack all chips that make up a system into the same package but the need for miniaturization and connectivity remains
  - Cases where KGD are not available or connectivity for test is not practical or possible
  - Modules can be assembled with different devices for varied functionality or product mix
  - Temperature or process sensitivity
- Stacked packages meet these needs





#### **Chip Stacking Considerations**


- Performance and interconnectivity are primary concerns when designing a stacked package
- When using same-type die, connectivity is not simple, but it is constrained
- When using multiple die to create a 3D system in package, connectivity is complex and requires intelligent software assistance
- Various combinations of die rotations, connections to the substrate and chip-to-chip are possible
- At this time, traditional tools are used to perform this function, but it is not by any means automated








Page 9 www.cpmt.org/scv





#### Layout and Routing Challenges

- The designer must choose the best layout based on not only connectivity, but also must consider electrical performance
  - Wire bond length can become excessive in stacked designs, increasing the parasitics in the transmission path
  - Frequency components of digital signals require transmission line design and analysis for relatively short interconnects
    - · Differential pairs for high speed data transfer
    - · Multiple power supply decoupling
    - Analog interconnects (sensitive or RF)
  - Design constraints include materials, manufacturability and cost
- Concurrent trace, plane and via modeling must be performed to assure proper signal and power integrity



Package Science Service

cas


#### Connectivity and Circuit Analysis

- Toolsets for 3D design must create accurate connectivity netlists and allow interaction with modeling and simulation tools
  - Connectivity from chip-to-chip, chip-to-substrate and substrateto-PCB must be maintained throughout the design cycle
    - Traditional 2D design tools may require concatenation of netlists to maintain proper connectivity
  - Contain limited 3D information
  - 3D tools must maintain connectivity while allowing substitutions or changes in individual chip, interposer or package layout or position in the stack
  - Interoperability
    - · Must be able to interact with other tools
      - Import/ Export from chip/package/PCB CAD/CAM design tools
      - Direct export to 3D modeling and simulation tools
      - · Import results from analysis tools for optimization and DRC
      - · Export design layout data to manufacturing files



Package Science Services

22



# Example of a 3D Design Tool


#### CAD Design Software EPD >


- Allows stacking of multiple substrates
  - Substrates may be chip, interposer, package, substrate, PCB
- Stack interconnected by bump, pillar, TSV, ball...
  - Creates a single composite substrate
    - Design, simulation and optimization of the entire assembly
  - Each component in the stack can be extracted as a single element
    - Distributed collaborative design
    - Sub-modeling, circuit simulation
    - · Manufacturing, CAD/CAM files





Package Science Services


24














#### Plane Coupling and Discontinuities

- E-Systems SPHINX Signoff
  - Co-modeling and simulation of traces and planes
  - Multilayer Finite Difference Method
  - Extract frequency domain information, convert to circuit model, simulate
  - Allows concurrent design and optimization
    - Current/voltage distribution, decoupling requirements for power networks
    - Trace impedance, coupling from trace-to-trace, trace-toplane
    - Effect of return path discontinuities (RPD)
      - · Inconsistent planes (gaps, holes)
      - Layer-to-layer transition effects (vias, vertical connections)



Package Science Services

31


#### Multilayer Modeling Example


- Coupling of a trace through a void in a plane
  - Transmission paths are typically not 'straight through'
    - Changes in impedance due to gaps, voids, degassing holes, layer changes and trace-to-trace and trace-toplane distances, microstrip to stripline
  - It is necessary to understand the effect of these aberrations in the signal path
  - Placement of decoupling elements





Package Science Services


32
































#### Conclusion

- High performance packaging requires many disciplines to select, design, characterize and manufacture
- Package design for high performance devices should be considered at the outset of chip design
- Electrical signal and power integrity are key to successful packaging of high speed digital products
- 3D tools for modeling and simulation are evolving to meet the needs of stacked packages and vertical interconnect methods such as TSV
- A series of lectures on measurement and modeling are planned for the future



Package Science Services

THANK YOU!

Finchage Science Services LLC

Tom Tarter

ttarter@pkgscience.com

www.pkgscience.com

Www.pkgscience.com

THANKS TO:

E-System Design

www.e-systemdesign.com

ADK

AtaiTec Co.

www.ataitec.com

Package Science Services

Thanks To:

Legent Le