



## FINE-GRAINED 3D INTEGRATION


Deepak C. Sekar, Brian Cronquist, Zvi Or-Bach  
MonolithC 3D Inc.





Presentation at the IEEE CPMT Society, 11<sup>th</sup> January 2012

## 28nm CMOS Technology with TSVs


Symposium on VLSI Technology  
2011






- TSV occupies  $6\mu\text{m} + 5\mu\text{m} + 5\mu\text{m}$  = 16um
- On-chip Features = 28nm
- Area Ratio =  $(16000\text{nm}/56\text{nm})^2 \sim 100,000\text{x}$

TSVs are fat!



2

### TSV diameter typically in the 5-50um range...


---




TSV Diameter = 6um  
Keep-Out Zone = 5um  
[Ref: 2011 VLSI Symposium]




TSV Diameter = 50um  
[Ref: IEDM 2011]



TSV Diameter = 10um  
[Ref: 2011 VLSI Symposium]



TSV Diameter = 5um  
Keep-Out Zone = 6um (Digital), 20um (Analog)  
[Ref: 2011 VLSI Symposium]




Monolithic 3D™ Inc. Patents Pending

3


### TSVs in the 5-50um range pretty useful

---


BSI image sensors




3D DRAM




Logic-DRAM stacks



Heterogeneous integration



This is great.  
But what if we can make TSVs smaller? Will it open up new markets?



Monolithic 3D™ Inc. Patents Pending

4


**Fine-Grained 3D**  
Definition: Small TSV diameter, in the 20nm-250nm range

---

Outline of this Presentation


- Motivation for Fine-Grained 3D
- How can we make TSVs smaller?
  - Evolutionary Methods
  - Revolutionary Methods

Note: Face-to-back approaches will be the focus of this presentation as they are extendable to more than two dice


 Monolithic 3D™ Inc. Patents Pending 5

---

Motivation for TSV diameter in the 20nm-250nm range

 Monolithic 3D™ Inc. Patents Pending 6

### On-chip interconnects: A big issue with scaling



- Transistors improve with scaling, interconnects do not
- Even with repeaters, 1mm wire delay ~50x gate delay at 22nm node




MonolithiC 3D™ Inc. Patents Pending


7

### On-chip interconnect issues in commercial chips

Wiring RC in AMD Logic Chips  
Ref: [Naffziger, VLSI 2011]



Repeater Count in IBM POWER Processors  
Ref: [R. Puri, et al., SRC Forum 2006]



2011 VLSI Symposium Keynote:  
Sam Naffziger, AMD Fellow said, "We are at the cusp of a dramatic increase in wire RC delays. Revolutionary solutions may be required."



MonolithiC 3D™ Inc. Patents Pending

8

### Situation in nVIDIA's 28nm chips

**COMPUTE**

Operation	Energy
Integer Add	1pJ

*Interconnects dominate energy consumption*

**INTERCONNECT**


Fetching operands for (Integer Add) from	
A register file 1mm away	26pJ
L1 Cache	50pJ
L2 Cache	256pJ
L3 Cache	1,000pJ
Off-Chip DRAM	16,000pJ

3D can shorten these interconnects

→ Fine-grained 3D, small size TSVs, less on-chip wire problems

→ Logic-DRAM 3D stacks, micron-scale TSVs, less off-chip wire problems

Ref.: W. Dally (nVIDIA), Supercomputing 2010




Monolithic 3D™ Inc. Patents Pending

9

### Previous work on Fine-Grained 3D

[J. Davis, J. Meindl, K. Saraswat, R. Reif, et al., Proc. IEEE 2001]




Device Levels	Total Silicon Area (sq. cm)
1	~3.5
2	~2.0
3	~1.8
4	~1.2

Simulation study:  
Frequency = 450MHz, 180nm node  
ASIC-like chip


For vertical connectivity ~ horizontal connectivity,  
3x reduction in total silicon area + 12x reduction in footprint @ 180nm node

But the 180nm node was ages back... What's the situation today?



Monolithic 3D™ Inc. Patents Pending

10



### IntSim-based analysis @ 22nm node

22nm node 600MHz logic core	2D-IC	Fine-Grain 3D 2 Device Layers	Comments
Metal Levels	10	10	
Average Wire Length	6um	3.1um	
Av. Gate Size	6 W/L	3 W/L	Since less wire cap. to drive
Optimal Die Size (active silicon area)	50mm <sup>2</sup>	24mm <sup>2</sup>	3D-IC → Shorter wires → smaller gates → lower die area → wires even shorter 3D-IC footprint = 12mm <sup>2</sup>
Power	Logic = 0.21W	Logic = 0.1W	Due to smaller Gate Size
	Reps. = 0.17W	Reps. = 0.04W	Due to shorter wires
	Wires = 0.87W	Wires = 0.44W	Due to shorter wires
	Clock = 0.33W	Clock = 0.19W	Due to less wire cap. to drive
	<b>Total = 1.6W</b>	<b>Total = 0.8W</b>	

3D with sub-50nm TSVs → 2x reduction in power and active silicon area

Monolithic3D Inc. Patents Pending 12

### Scaling with 3D or conventional 0.7x scaling?

Analysis with IntSim v2.0 Same logic core scaled	2D-IC @22nm	2D-IC @ 15nm	Fine-Grained 3D 2 Device Layers @ 22nm
Frequency	600MHz	600MHz	600MHz
Metal Levels	10	12	10
Footprint	50mm <sup>2</sup>	25mm <sup>2</sup>	12mm <sup>2</sup>
<b>Total Silicon Area (a.k.a "Die size")</b>	<b>50mm<sup>2</sup></b>	<b>25mm<sup>2</sup></b>	<b>24mm<sup>2</sup></b>
Average Wire Length	6um	4.2um	3.1um
Av. Gate Size	6 W/L	4 W/L	3 W/L
Power	1.6W	0.7W	0.8W

- Fine-Grained 3D could provide similar benefits to a generation of scaling
- Without the need for costly lithography upgrades
- Let's understand this better...



### Theory: 2D Scaling vs. 3D Scaling

	2D Scaling (0.7x scaling)		Fine-Grained 3D Scaling (2 device layers)
	Ideal	Today, V <sub>dd</sub> scales slower	
Chip Footprint		0.5x	0.25x-0.5x (see slide 12)
Long wire length $\propto \sqrt{\text{Footprint}}$		0.7x	0.5x-0.7x
Long wire capacitance		0.7x	0.5x-0.7x
Long wire resistance		>1.4x	0.5-0.7x
Gate Capacitance		0.7x	Same
Driver (Gate) Resistance (V <sub>dd</sub> /I <sub>dsat</sub> )	Same	Increases	Same

Overall benefits seen with IntSim have basis in theory


- 2D scaling scores: Gate capacitance
- 3D scaling scores: Wire resistance, driver resistance, wire capacitance



### Applications of Fine-Grained 3D: Logic-on-Logic Stacking

---

- Single logic core or block split into multiple layers
- Focus of our discussion so far



The diagram shows two green rectangular blocks representing 'Portion of the Logic Core' stacked vertically. A horizontal line of yellow and orange dots, representing 'Sub-50nm through-silicon connections', runs between the two blocks. To the right, a white box with a black border contains the text: '2X LESS POWER, 2X LESS SILICON AREA FOR DOUBLE THE NUMBER OF DEVICE LAYERS'.


Sub-50nm through-silicon connections

Portion of the Logic Core

Portion of the Logic Core

2X LESS POWER, 2X LESS SILICON AREA FOR DOUBLE THE NUMBER OF DEVICE LAYERS


Caveat: CAD tools for designing fine-grained 3D chips need to improve significantly to see the benefits mentioned above

 MonolithiC3D™ Inc. Patents Pending 15

### Applications of Fine-Grained 3D: SRAM Stacking Atop Logic

---

- SRAM requirements different from logic. Different  $V_t$ ,  $L_{eff}$ , number of metal levels...
- Ultra-dense vertical connectivity needed, especially for smaller-size SRAM arrays used within logic cores




The diagram shows two green rectangular blocks stacked vertically. The top block is labeled 'Optimized SRAM 4 metal levels' and the bottom block is labeled 'Logic Circuits 12 metal levels'. A horizontal line of yellow and orange dots, representing 'Ultra-dense connectivity', runs between the two blocks. To the right, a white box with a black border contains the text: 'CAN SAVE PROCESS COST, AND IMPROVE PERFORMANCE.'

Ultra-dense connectivity

Optimized SRAM  
4 metal levels


Logic Circuits  
12 metal levels

CAN SAVE PROCESS COST, AND IMPROVE PERFORMANCE.

Ref.: [D. Sekar, PhD Thesis, Georgia Tech]  
 MonolithiC 3D Inc. Confidential, Patents Pending 16



### Applications of Fine-Grained 3D: nMOS and pMOS in Stacked Layers



SMALLER STANDARD  
CELLS  
→ SHORT WIRES.

- nMOS and pMOS transistors:
  - Different implants, strain layers, gate stacks
  - Save masks, optimize each separately
  - No well-to-well spacing overhead
- SRAM: From 84F<sup>2</sup> to 45F<sup>2</sup> [Samsung, VLSI'04]
- Inverters, 3 input NAND, 3 input NOR:  
~40% reduction in area [IBM, CICC'03]



Monolithic 3D™ Inc. Patents Pending



17

### Evolutionary Methods to Get Fine-Grained 3D




Monolithic 3D™ Inc. Patents Pending

18



### Why are TSV sizes in the um range today? Reason 2: Misalignment during bonding



Align and bond



- Alignment system stability of 3D tools
- CTE mismatch between bonded wafers: um-range error possible (For glass carriers, Glass-Si mismatch ☹)
- Wafer bow difference for bonded wafers: Bow often 50um for wafers. um-range error possible
- Thermal or stress induced flow of temporary bonding adhesives, localized bonding imperfections, etc
- Best alignment accuracy – 0.5um-1um today


Ref.: [S. Steen, et al., Microelectronic Engineering, 2007] [Tan, Gutmann, Reif, Wafer Level 3D-IC Process Technology, Springer]



MonolithiC 3D™ Inc. Patents Pending

21

### Countermeasures for wafer thinning problems: (1) Use SOI wafers and Buried Oxide as etch stop




- Used by Sony for its BSI image sensor products
- Pros: Very low silicon thickness, excellent uniformity
- Cons: SOI a niche, so applications of this technique limited. Expensive.




MonolithiC 3D™ Inc. Patents Pending

22



Countermeasures for wafer thinning problems:  
(2) Use etch stop regions in bulk wafers



Countermeasures for wafer thinning problems:  
(2) Use etch stop regions in bulk wafers



### Countermeasures for bonding misalignment problems: (1) If glass carriers, use CTE-matched ones



- Glass carriers: Transparency → better alignment. Optical debond possible → convenient.
- But CTE mismatch: Si = 3.8ppm/°C, Borosilicate Glass = 3.2ppm/°C
- Delta(300mm wafer diameter at 300°C) for Si = 314µm, Borosilicate Glass = 264µm.Error!
- Use special glasses with Si-matched CTE curves eg. SD-2. Also, glass needs to be uniform.



MonolithiC 3D™ Inc. Patents Pending

25

### Countermeasures for bonding misalignment problems: (2) Use oxide-oxide bonding

**Oxide-Oxide Bonding with Plasma Activation**


- Align and pre-bond at room temperature
- Then 200-300°C anneal. Pre-bond alignment largely maintained – changes by less than 400nm.

**Cu-Cu Bonding**

300-400°C

Room temperature oxide-oxide bonding

- Less CTE mismatch issues
- Better alignment



Ref.: [A. Topol, et al., IEDM 2005]]



MonolithiC 3D™ Inc. Patents Pending

26

Countermeasures for bonding misalignment problems:  
(2) Use oxide-oxide bonding (contd.)

Bonding Technology	Process	SmartView <sup>®</sup> Aligned		Process Time per Wafer pair [min]	Process Chambers	Throughput [Bph]
		Post Bond Accuracy Today [μm]	Post Bond Accuracy in Future [μm]			
<b>Cu-Cu</b>	exsitu	1,8 ~ 2	1,2	60 - 120	4	2 ~ 4
<b>BCB</b>	exsitu	1,8 ~ 2	1,2	30 - 60	4	4 ~ 8
<b>SiO<sub>2</sub></b>	insitu	1,3 ~ 1,5	<0,5	3 - 6	1	10 ~ 20

Most Promising Roadmap

Source: EVG


EVG roadmap confirms oxide-oxide bonding gives better alignment



Monolith 3D™ Inc. Patents Pending

27

Countermeasures for bonding misalignment problems:  
(3) Wafer bow compensation



Ref.: [A. Topol, et al., IEDM 2005]

- 50-100um bow on wafers based on process history
- Bow compensation: Deposit films on wafers' back-sides to make bow smaller




Monolith 3D™ Inc. Patents Pending

28

### IBM's work in this area

[S. Koester, et al. IBM Journal R&D, 2008] [A. Topol, et al., IEDM 2005]



- Borofloat glass carrier – ok CTE match, transparent
- Thinning with SOI wafers and BOX etch stop
- Low temperature oxide-oxide bonding
- Wafer bow compensation

- Best demo so far = 6.7um pitch.
- IBM: "2um pitch possible if bonder with sub-0.5um misalignment available"



MonolithiC 3D™ Inc. Patents Pending

29

### Research Opportunities: Silicon Temporary Carriers for High-Density TSVs?

#### Reasons for historic preference towards glass

- Transparent. Look through and align. Less error.
- Temporary bonding adhesives optically de-bondable.

Withstand 300-350°C bumpless bonding.

#### Why silicon has promise

- CTE
- Cheap, highly smooth
- Emerging high T stable temporary bonding adhesives for silicon
- Alignment tools for non-transparent carriers improving fast
- \$\$\$ invested in silicon temporary carriers for bump-based 3D-TSV



MonolithiC 3D™ Inc. Patents Pending

30

## Research Opportunities in the High-Density TSV Space

- Throughput and cost optimization for all process steps
- Improved wafer bow compensation schemes
- Bonders with better alignment capabilities. A number of ideas from regular litho can be applied to 3D.
- Lower thermal budget for bonding
- Temporary bonding adhesives



Monolith 3D™ Inc. Patents Pending

31



## Revolutionary Methods to Get Fine-Grained 3D




Monolith 3D™ Inc. Patents Pending

32







**Monolithic 3D needs Sub-400°C Transistors**

	Sub-400°C possible?	Method
Single Crystal Silicon	Yes	Ion-Cut
STI	Yes	Radical Oxidation, HDP
High k/Metal Gate	Yes	ALD/CVD
Source-Drain Dopant Activation	No	>750°C anneal
Contacts	Yes	Nickel Silicide

**Junction Activation: Key barrier**



MonolithiC 3D™ Inc. Patents Pending

### One path to solving the dopant activation problem: Recessed Channel Transistors with Activation before Layer Transfer

---

**Idea 1:** Activate dopants before layer transfer

Layer transfer of un-patterned film.  
No alignment issues.

**Idea 2:** Use sub-400C steps to define recessed channel transistors

**Idea 3:** Thin-film sub-100nm silicon layer allows perfect alignment. TSVs can be minimum feature size

Note:  
All steps after Next Layer attached to Previous Layer are @ < 400°C!

MonolithiC 3D™ Inc. Patents Pending

37

### Recessed channel transistors used in manufacturing today → easier adoption

---

V-groove recessed channel transistor:  
Used in the TFT industry today

RCAT recessed channel transistor:

- Used in **DRAM production** @ 90nm, 60nm, 50nm nodes
- Longer channel length → low leakage, at same footprint

J. Kim, et al. Samsung, VLSI 2003 ITRS

MonolithiC 3D™ Inc. Patents Pending

38

### RCATs vs. Planar Transistors: Experimental data from Samsung 88nm devices

From [J. Y. Kim, et al. (Samsung), VLSI Symposium, 2003]

RCATs → Less junction leakage




Fig.18. Junction leakage current reduce by 1 order using the RCAT.

RCATs → Less DIBL i.e. short-channel effects




Fig.16. Distribution of DIBL compared with RCATs and Planar TRs



MonolithiC 3D™ Inc. Patents Pending

39

### RCATs vs. Planar Transistors (contd.): Experimental data from Samsung 88nm devices

From [J. Y. Kim, et al. (Samsung), VLSI Symposium, 2003]

RCATs → Similar drive current to standard MOSFETs → Mobility improvement (lower doping) compensates for longer  $L_{eff}$




Fig.14. Correlation of Ion and Vth compared with RCAT and planar TR.

RCATs → Higher I/P capacitance




Fig.20. The comparison of WL and BL capacitance with RCAT and Planar TR.



MonolithiC 3D™ Inc. Patents Pending

40

**We talked about logic all this time,  
but fine-grained 3D can be applied to other areas as well**

---

Monolithic 3D  
Integration with Ion-  
Cut Technology

Can be applied  
to many market  
segments

**LOGIC**


- [3D-CMOS](#): Monolithic 3D Logic Technology
- [3D-FPGA](#): Monolithic 3D Programmable Logic
- [3D-GateArray](#): Monolithic 3D Gate Array
- [3D-Repair](#): Yield recovery for high-density chips

**MEMORY**

- [3D-DRAM](#): Monolithic 3D DRAM
- [3D-RRAM](#): Monolithic 3D RRAM
- [3D-Flash](#): Monolithic 3D Flash Memory


**OPTO-ELECTRONICS**

- [3D-Imagers](#): Monolithic 3D Image Sensor

Monolithic 3D™ Inc. Patents Pending41

---

## Summary

Monolithic 3D™ Inc. Patents Pending42

## Summary

- Today ~5um TSV diameter. Fine-Grained 3D: 20nm-250nm TSV diameter.
- Applications:
  - Tackles on-chip interconnect problems
  - Logic core split into 2 stacked layers: 2x power, 2x die area savings possible
  - SRAM stacking with logic, nMOS and pMOS stacking
- How Fine-Grained 3D?
  - Evolutionary extension of 3D-TSV: 2um pitch possible now, could reduce further
  - Monolithic 3D: Sub-100nm TSV diameter...



Monolithic 3D™ Inc. Patents Pending

43

Before we end, a couple of trivia questions...



Monolithic 3D™ Inc. Patents Pending

44

### Trivia Question 1

Commercialization of Fine-Grained 3D:

- (A) Is 2 years away
- (B) Is 5 years away
- (C) Is 10 years away
- (D) Will never happen

Answer:

Fine-Grained 3D was commercialized 8 years back!

(Trick question ☺)




Monolithic 3D™ Inc. Patents Pending

45

### Fine-Grained 3D was commercialized by Matrix Semiconductor in 2003

- 4-8 monolithically constructed memory layers
- 130nm commercial product  
TSV sizes smaller than 180nm
- Non-volatile memory:  
Multiple layers of poly diodes in series with  
antifuses
- Startup acquired by SanDisk in 2006



Monolithic 3D™ Inc. Patents Pending

46

### Trivia Question 2

Will you be buying a Fine-Grained 3D product in 4 years?

- (A) Yes
- (B) No
- (C) Possibly. Is it on someone's roadmap?
- (D) Another trick question?

Answer:



(C) Fine-Grained 3D appears on Toshiba and Samsung's flash memory product roadmaps within 4 years. Maybe you'll see it in your next iPhone? Product roadmaps rarely stick to schedule though. So the answer is maybe.



Monolithic 3D™ Inc. Patents Pending

47

### Toshiba's 32Gb Fine-Grained 3D Prototype Scheduled to go to production within 4 years




- 16 layers of poly-based monolithic 3D NAND flash memory
- 60nm feature sizes




Monolithic 3D™ Inc. Patents Pending

48






Thank you



MonolithC 3D™ Inc. Patents Pending


49

## Backup slide – Temporary carriers



### Temp Bond/Debond - Example

Temporary bonding / de-bonding materials and process landscape




**Debond Process**

- Zone Debond
- Thermal Slide-off
- Chemical de-bond
- Mechanical de-bond
- Laser De-bond

**Adhesive Suppliers**

- △ A
- D
- ◇ C
- D
- ☆ E
- ▽ F
- ◇ G
- ⊙ H
- I



MonolithC 3D™ Inc. Patents Pending

50

## EVG Bonder Performance for Different Alignment Schemes

### SmartView®NT Automated Bond Alignment System for Universal Alignment

For wafer-to-wafer alignment via alignment keys in bond interface.

Overview

Technical Data

Gallery

Downloads



- **Substrate / Wafer parameters:**  
Size: 150mm 200mm, 200mm 300mm  
Thickness: 0.1 - 5mm; Max. stack height: 10mm
- **General system configuration:**  
System rack: standard; Vibration isolation: active
- **Alignment methods:**  
SmartView alignment:  $\pm 0.5\mu\text{m } 3\sigma$   
Backside alignment:  $\pm 0.5\mu\text{m } 3\sigma$   
Transparent alignment:  $\pm 0.3\mu\text{m } 3\sigma$   
IR alignment: Option
- **Alignment stage:**  
Precision micrometers: Motorized; Wedge compensation: Internal
- **Automatic alignment:** Standard
- **Handling system:** 3 cassette stations (up to 200mm) or 2 FOUP load ports / 300mm



Monolith 3D™ Inc. Patents Pending

51