




Packaging for the Cloud Computing Era

Ilyas Mohammed



January 24, 2013

Contents




2






Wireless Network: Making Mobile Computing Possible

The classic client-server model
"The network is the computer"



Wired network
Functionally similar (difference largely in scale)
Similar packaging (processors, memory, hard-drives, etc.)

The current cloud computing model
"The internet at hand"



Wireless network
Functionally different (phones, tablets, laptops, servers)
Different packaging (integrated vs. discrete)


- High wireless bandwidth allows for full functionality and mobility

invensas


5


Impact on Packaging


Desktop computing
Pluggable components
Upgradeable
Standards driven



Mobile computing
Integrated components
Non-upgradeable
Closed (vertically integrated)










- The trend towards integrated and closed systems has performance and design benefits.
- This has tremendous impact on packaging including
 - 3D chip packaging
 - Modules and interposers
 - Passives integration
 - Connectors and sockets

invensas

6





Miniaturization of a DIMM to a Package

SO-DIMM

➔



DIMM-in-a-Package

SO-DIMM	DIMM-in-a-Package	Advantage
67.6mm x 30mm x 3.8mm	22.5mm x 17.5mm x 1.2mm	81% area reduction 94% volume reduction
204 pins at 0.6 mm pitch	407 BGA at 0.8mm x 0.8mm pitch	Twice the pins for better power/ground and IO options
Lower performance than a single package due to boards and connectors	Same high performance as a single package due to BGA directly to motherboard	DDR4/DDR5 Higher reliability

■ DIMM-in-a-Package is ideal for high performing mobile platforms


10

Invensas




Assembly

Chip attach





Wire-bond



REC 20kV WD30mm S550 30Pa x70 200µm

Mold and BGA attach





13

- The first layer of chips are attached, then a second layer of chips are attached (with a spacer if necessary), wire-bonded through the windows, molded, BGA attached and then marked and singulated.

invensas

Functional BGA Layout

A1 Corner	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	
A	VSS	NC	A0_L2	VDD_L2	DQS	VSS	DQ7	VDD	VDD	VDD	Q0	NC	VHDD0	NC	VDD	VDD	VDD	VSS	DQ15	VSS	DQ13	VSS	VDD0	NC	VSS			
B	VSS	DQ4	DQ0	A1_L2	EventB	VDD0	VSS	Reset	DQSL	DQ3	VSS	DQ0	DML	VH0A	DMH	DQ8	VSS	DQ11	DQSH	VSS	VSS	VSS	VDD0	VDD0	VSS	DQ12	VSS	
C	DQ5	VDD0	DQ7	A2_L2	SQ2	DQ4	DQ6	VSS	DQ8B	VSS	DQ2	DQ1	VSS	VSS	VSS	DQ9	DQ10	VSS	DQ8H	VSS	DQ14	DQ12	DQ2	DQ0	DQ15	VSS	DQ13	
D	NC	DQ6	VH0A	VSS	SQ4	VDD0	VDD0	VSS	VSS	VSS	VSS	NC	NC	NC	NC	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VDD0	VDD0	VDD0	DQ14	VSS	
E	DQ3	VSS	DQ2	VSS																				VSS	VSS	VSS	DQ11	
F	Reset	DQSL	DQ8B	VSS																				VSS	DQ8H	DQSH	Reset	
G	VDD	VSS	VSS	VSS																				VDD0	VSS	VSS	VDD	
H	VDD	DQ0	DQ1	DQ5					A9	VDD	A9	A1	A13	A11	VDD	A11	A13	A1	A8	VDD	A9				VDD	DQ9	DQ8	VDD
J	NC	DQ2	VSS	VSS					BA0	A6	A7	VDD	A0	CS1	NC	CS3	A0	VDD	A7	A6	BA0				VDD	VSS	DQ10	NC
K	NC	DML	VDD	NC					A12	VSS0A	A14	BA1	A2	A4	NC	A4	A2	BA1	A14	VSS0A	A12				NC	VDD	DMH	NC
L	VH0A	VHDD0	VSS0A	NC					NC	CLK	CLK	NC	NC	A3	VSS0A	A3	CLK	CLK	NC	NC	NC				NC	VSS0A	VHDD0	VH0A
M	VSS	VSS	VDD	NC					CKE0	VSS0A	BA2	CAS	VSS0A	RAS	NC	RAS	VSS0A	CAS	BA2	VSS0A	NC				NC	VDD	VSS	VSS
N	Q0	DMH	VSS	DQ0					A10	A5	CKE1	DQ0	WE	DQ11	NC	DQ13	WE	VDD	NC	A5	A10				DQ2	VSS	DML	Q0
P	VDD	VSS	DQ10	VDD					DQ10	VDD	A15	NC	NC	CS0	VDD	CS2	CKE3	CKE2	A15	VDD	DQ12				VDD0	DQ2	VSS	VDD
R	VDD	DQ9	VSS	VDD																					VDD	VSS	DQ1	VDD
T	DQ8	VSS	DQ11	VSS																					VSS	DQ3	VSS	DQ0
U	VSS	DQSH	DQ8H	VDD0																					VDD0	DQ8B	DQSL	VSS
V	NC	DQ13	DQ0	DQ15	VDD0	VDD0	VSS	VSS	VSS	VSS	VSS	NC	NC	NC	NC	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VDD0	VDD0	DQ5	NC	
W	DQ14	VDD0	VSS	DQ12	DQ0	DQ15	VSS	DQ8H	VSS	VSS	DQ11	VSS	DMH	VSS	DML	VSS	DQ2	VSS	VSS	DQ8B	VSS	DQ7	VDD0	DQ4	VSS	VDD0	DQ6	
Y	VSS	DQ15	DQ12	VSS	DQ14	VSS	VSS	DQSH	VDD	DQ9	VSS	VSS	VH0A	VSS	VSS	VSS	DQ1	VDD	DQSL	VSS	VSS	VSS	VSS	VSS	DQ4	DQ7	VSS	
AA		VDD0	VDD0	DQ13	VSS	VSS	DQ10	VSS	DQ8	VDD	Reset	Q0	NC	VHDD0	NC	VSS	VDD0	VDD0	DQ0	VSS	DQ2	VSS	VSS	DQ5	NC	VDD0		


- X64 data with two copies of address
- Distributed power and ground design
- A universal footprint supporting 2-8 DRAM devices of DDR, LPDDR and GDDR types

invensas


14

Impact on PCB Routing


Low-profile laptop memory layout



DRAM routing



DIMM-in-a-package routing




- Routing individual memory devices requires HDI PCB
- DIMM-in-a-Package has been specifically designed, including mirrored footprint for ease of routing when mounted on either side of the PCB. This allows for routing on a non-HDI PCB, reducing system costs significantly

15



Ultrabook Implementation




- DIMM-in-a-Package successfully integrated within an ultrabook (the board was taken out to display the memory)
- Highest performance (even more than DRAM packages on PCB) at lowest cost (significant board cost savings)


16



Server Side Memory Challenge: Low Power Densification



Source: EPA report, 2007




- Datacenters consume more than 120 GWh (~3% of total national electricity use)
- Memory is the biggest energy consuming component
- Densification with high performance would significantly reduce power usage through lower losses and lower voltage, and more efficient thermal management




17

©2008 1.5Gb DDR2 based server system power measurement

xFD Technology: High Performance Memory Densification





Conventional approaches





- xFD offers face-down wire-bond interconnect for high performance for all the chips in the package (2, 3, or 4 are possible)
- Conventional solutions suffer from asymmetric and low performance, besides being higher cost.



18





BVA PoP: Features

Top View: Multi-Chip Wide IO DRAM

Memory-Logic Interface: Shows the connection between the DRAM and the logic chip.

Side View: Shows the physical stack of the DRAM and logic chip.

Bond Via Array (BVA): A detailed cross-section showing the vertical interconnects between the DRAM and logic layers.

- Stand-off issue eliminated: Wire-bond based memory-logic interconnect
- 1000+ wide IO: 0.2 mm pitch easily possible
- High performance at low-cost: Conventional PoP materials and processes

23

BVA PoP: Wide IO Support without TSV


	2010	2011	2012	2013	2014	2015	2016?
Mobile DRAM	LPDDR	LPDDR2	LPDDR3	LPDDR3 Emerging	Wide IO	Wide IO	Wide IO
Packaging	PoP	PoP	PoP	PoP	BVA PoP	BVA PoP	TSV
Mobile processor to memory interconnect	168	168	240	240	IO ranging from 200 to 1000+	IO ranging from 200 to 1000+	1250
Clock Speed (MHz)	400	533	800	800	High IO offers high bandwidth at low speed	High IO offers high bandwidth at low speed	200
Power	2X	1X	0.8X	0.8X	Enables intermediate power reductions	Enables intermediate power reductions	0.5X
# of Channels	Single	Single	Dual	Dual	Quad+	Quad+	Quad+
Bandwidth (GB/s)	1.6	4.2	8.5	12.8	>12.8	>12.8	>12.8

- The goal of BVA PoP is to offer TSV capabilities for PoP applications utilizing conventional PoP infrastructure and materials.


24

BVA PoP: Specifications

Very Fine Pitch Wire-Bond Interconnect



$\leq 1 \text{ mm}$



$\geq 0.5 \text{ mm}$

Assumptions:

- Package size: 14 mm x 14 mm
- IO edge to package edge: $\geq 0.5 \text{ mm}$
- IO area width: $\leq 1 \text{ mm}$

Pitch (mm)	No. of IO rows					
	2	3	4	5	6	
0.50	200	288	-	-	-	
0.40	248	360	-	-	-	
0.30	336	492	640	-	-	
0.25	408	600	784	960	-	
0.20	512	756	992	1220	1440	


- Assigning the same amount of area for IO as that of the current 0.5 mm pitch PoP, BVA with 0.2 mm pitch can offer up to 1440 IO.

invensas™

25


BVA PoP Challenges

How to form free-standing wire-bonds whose end points are within tolerance (Δx , Δy , Δz)?




- There are 3 unique features that need to be demonstrated through assembly and testing.
- Development engineering effort was carried out to determine the feasibility of this technology.

How to expose the ends of the wire-bonds cleanly within a given height over mold surface?





How to reliably join the top and bottom packages at fine pitch with wire-bonds tips and solder?



invensas™

26




- The 3 process steps unique to BVA PoP are highlighted and will be discussed in detail.

Test Vehicle Assembly: Bottom Package



- The flip-chip package is shown in strip form after wire-bonding BVA) and before overmolding.
- The nominal height of the wire-bonds is 0.52 mm.



29


invensas

Test Vehicle Assembly: PoP Stack

Top surface of bottom package



Fully Assembled BVA PoP Package




- The top surface of the of the bottom package has bond wires projecting outwards by about 0.1 mm. The two packages were joined using conventional PoP SMT approach.

30

invensas

Wire Bond Process—1/3



K&S ICONN Bonder



Bond Via Array (BVA) Process Parameters

Height	Bond	Position
Wire spool control	Thermosonic, Ultrasonic	Capillary design
Wire cut	Bonding motion	Wire shape control

BVA Wire-bonds around the flip-chip die


- The wire-bond height, position and bond quality depend on the process parameters as listed.

invensas


31

Wire Bond Process—2/3


X-Position




Y-Position



Z-Position



OGP Position Measurement System




- Each data-point on graph represents a BVA package, with average and range across all the free-standing wire-bonds.
- The positional tolerance is acceptable (within $\pm 10 \mu\text{m}$).
- The range (the maximum difference between any two wire-bonds in a package) is high, and is being addressed through different techniques.

invensas


32

Wire Bond Process—3/3

Dage tweezers pull tool test



Average wire strength per package



- Wire pulls were conducted to determine the quality of the wire bond for different process conditions.
- All of them showed adequate pull strength.

33



Overmold and Wire Exposure Process—1/4

Assembly Lab Yamada
G-Line Mold Machine



Overmold and Wire Exposure Process Parameters

Molding

Film assist

Film type

Wire
Exposure

Mechanical

Chemical

Height


Substrate
flatness

Wire tip

Film Assist Mold



Mold Tool
Mold Film
Overmold



- The overmold height and exposed wire uniformity, wire cleanliness and wire tip quality depend on the parameters as listed.
- Wire tip exposure may also be done through conventional molding (no film assist) and subsequent mechanical or chemical de-flash techniques.

34




Overmold and Wire Exposure Process—2/4

Top view of overmolded bottom package



Average wire protrusion height per package




- The amount of wire that was exposed after overmolding was measured for specimens built using different processes.
- As can be seen, the amount of exposed wire was controlled to an average value of 120 μm with a standard deviation of 9 μm .

35




Overmold and Wire Exposure Process—3/4

Before Mold De-Flash



After Mold De-Flash











- Different techniques, both mechanical and chemical, were tried to remove the mold residue from the wire tips.
- After process optimization, the residue was largely eliminated.

36




Overmold and Wire Exposure Process—4/4

Wet Blast Cleaning			
After cleaning	After 1 reflow cycle	After 3 reflow cycles	After high temp. storage
			


Wet Etch Cleaning			
After cleaning	After 1 reflow cycle	After 3 reflow cycles	After high temp. storage
			

- The wires were coated with Palladium to act as barrier against intermetallic growth between Copper and Tin
- Two wire-tip cleaning techniques were evaluated.
- The wet blast method caused barrier layer damage, whereas wet etch cleaning showed no detrimental effects even after 230 hours at 175 °C.

37 

BVA PoP SMT Process –1/3

Juki SMT






BVA PoP SMT Process Parameters

Bottom package	Fine pitch stencil print	Top package	Flux control	Underfill	Pre-cleaning
	Reflow profile		Placement accuracy		Void-free flow


Assembled Package Stack Before Underfill

Asymtek Underfill




- The package stacking was carried out using conventional SMT techniques.
- The process parameters for stacking and underfill are as shown.

38 


BVA PoP SMT Process –2/3

Warpage at SAC Reflow Temperature (217 °C)

Top (memory) package



Bottom (logic) package





- The warpage for both the packages at the reflow temperature was low enough to allow for package stacking with an IO pitch of 0.24 mm.
- The presence of BVA protruding wires aid in overcoming the warpage issue through extra solder wetting surface of the post-like wire.



39

BVA PoP SMT Process –3/3



- One issue with SMT was non-uniform joints due to residue on one side of the wires . After de-flash, good joints were obtained.
- The package stack SMT itself was uniform and consistent at a very fine pitch of 0.24 mm.



40

BVA Reliability Test Results				
Test	Standard	Test condition	Sample size	Status
Moisture sensitivity Level 3	IPC/JEDEC-J-STD-020C	125 °C for 24hrs, 30 °C, 60%RH for 192 hrs, 3X Pb-free reflow	22 logic and 22 memory packages	Pass
High temperature storage	JESD22-A103D-condition B	150 °C, 1000 hours	22 PoP off-board	Pass
Unbiased autoclave	JESD22-A102D-condition D	121 °C, 100%RH, 2atm for 168 hours	22 PoP off-board	Pass
Drop test	JESD22-B111	>30 drops, 1500 G, 0.5 msec of half sine pulse	20 PoP on board with underfill	Pass (128 drops)
Temperature cycling (board level)	JESD22-A104D Condition G	-40 °C to 125 °C, 1000 cycles	45 PoP on board with underfill	Pass

■ BVA PoP exceeded all reliability requirements

41 