



BVA PoP: Wide IO Support without TSV								
20	10 20)11 2	2012	2013	2014	2015	2016?	
Mobile DRAM	LPDDR	LPD	DR2	LPDDR3 Emerging	Wide IO		Wide IO	
Packaging	PoP	PoP	PoP	PoP	BVA PoP		TSV	
Mobile processor to memory interconnect	168	168	240	240	IO ranging from 200 to 1000+		1250	
Clock Speed (MHz)	400	5	33	800	bandv	O offers high vidth at low speed	200	
Power	2X	1	IX	0.8X		intermediate r reductions	0.5X	
# of Channels	Single	Single	Dual	Dual	(Quad+	Quad+	
Bandwidth (GB/s)	1.6	4.2	8.5	12.8		>12.8	>12.8	


 The goal of BVA PoP is to offer TSV capabilities for PoP applications utilizing conventional PoP infrastructure and materials.


24

invensas










Test Vehicle Assembly: Bottom Package



- The flip-chip package is shown in strip form after wire-bonding BVA) and before overmolding.
- The nominal height of the wire-bonds is 0.52 mm.




29

Test Vehicle Assembly: PoP Stack

Top surface of bottom package










 The top surface of the of the bottom package has bond wires projecting outwards by about 0.1 mm. The two packages were joined using conventional PoP SMT approach.


30


invensas


























Moisture sensitivity Level 3	IPC/JEDEC-J- STD-020C	125 °C for 24hrs, 30 °C, 60%RH for 192	22 logic and 22 memory	Pass
		hrs, 3X Pb-free reflow	packages	Pass
High temperature Ji storage	ESD22-A103D- condition B	150 °C, 1000 hours	22 PoP off-board	Pass
Unbiased J autoclave	ESD22-A102D- condition D	121 °C, 100%RH, 2atm for 168 hours	22 PoP off-board	Pass
Drop test	JESD22-B111	>30 drops, 1500 G, 0.5 msec of half sine pulse	20 PoP on board with underfill	Pass (128 drops)
Temperature cycling (board level)	JESD22-A104D Condition G	-40 °C to 125 °C, 1000 cycles	45 PoP on board with underfill	Pass

