



**YOU  
IMAGINE.  
WE ENABLE.**

 **Endicott Interconnect<sup>®</sup>**  
Technologies, Inc.

**Advanced Organic Substrate Technologies to Enable Extreme  
Electronics Miniaturization**

IEEE CPMT Santa Clara February 13, 2012



**Advanced Organic Substrate Technologies to  
Enable Extreme Electronics Miniaturization**

**Susan Bagen, Dave Alcoe, Frank D. Egitto,  
Rabindra N. Das & Glen Thomas**

Endicott Interconnect Technologies, Inc.  
1903 Clark Street, Endicott, New York, 13760  
Susan.Bagen@eitny.com

February 13, 2013

Page 2 







## Agenda

- Introduction
- Thin Core Substrates vs. PWBs
- Chip-Package Interaction
- Organic vs. Ceramic
- System-in-Package Building Blocks
- System-in-Package Case Studies
- Z-Interconnect
- 3D Solutions
- Extreme Miniaturization with Microflex
- New Substrate Technologies: LCP & Stretchable


Page 3

## Benefits of Electronics Miniaturization

Markets: Aerospace, Defense, Industrial & Medical

<b>MACRO ELECTRONIC ASSEMBLIES</b> Increased Function & Integration	<b>MICRO ELECTRONIC ASSEMBLIES</b> Increased Function / Reduced SWaP
<p>(Servers, Medical Systems)</p>   	<p>(Implantables, biosensors, guidance sensors, UAVs, advanced receptors)</p>   



Page 4



## Rigid Substrates

### Thin Core Substrates vs. PWBs

Page 5




## Rigid Substrates

- Electronics miniaturization drives the use of fine pitch BGAs, CSPs and tiny SMT components, as well as bare die.

Substrate attributes have significant impact on the ability to reliably assemble these types of components and bare die.


- Dielectric material & filler: glass cloth vs. particle
- Substrate thickness
- Blind & buried vias
- Line width & space capability

Page 6



## Thin Core Substrates vs. PWBs Cross-section Comparison

**CoreEZ® 2-4-2**




3 fully wireable build up layers  
2 fully wireable build up layers  
2 fully wireable build up layers

Epoxy-based with silica particle fill

(Photos are to scale)

**Standard Build-up PWB 3-2-3**



3 build up layers only useful for redistribution

Epoxy-based with glass cloth


- Thin core vias are 4x smaller
- Thin core requires fewer costly build up layers for the same wiring capacity
- Thinner core reduces electrical parasitics

Page 7

## Substrate expansion, combined with PTH restraint, creates Z-axis expansion stress on BU & soldermask and potential halo delamination.

**Cold**


Tensile strain added to BU and soldermask



**Std BU**


Thick Core  
Z-expansion  
Stress on via

**Room**




**Reflow**


Halo delam




**CoreEZ**



**CoreEZ**



**CoreEZ**



Thin core has much less deformation for BU & soldermask layers to absorb, therefore, less stress and virtually no halo delamination.

Page 8

## Limiting Attributes of PWBs for Bare Die Assembly

- **Thick Core: Z-axis Expansion**
  - Limits bare die assembly primarily to wirebond or only small, low I/O flipchip die
- **Glass Cloth Filler**
  - Risk of CAF (conductive anodic filament) defects
  - Mechanical or CO<sub>2</sub> drill
  - Surface topography can impact ability to achieve conductor fine lines and spaces


Page 9

## Thin Core Substrates vs. PWBs Via Density Comparison

- **Very Dense Package Interconnect**
  - Ultra Dense Core Via Pitch can eliminate additional build up layers
  - When CVP is nearly die bump pitch, enables Z-escape to all wiring planes
- **Dual Side Component Mounting**
- **Fine Line Width and Spacing**
  - 18 – 25  $\mu\text{m}$

UV Laser Drilled CoreEZ® Thin Core:  
100  $\mu\text{m}$  diameter pad (50  $\mu\text{m}$  via)

Standard Build-Up Mechanically drilled core:  
400 micron diameter pad, 200  $\mu\text{m}$  diameter via




HDI Substrate has 9X Core Via Density over conventional build up PWB

Page 10


## Packaging Attributes Comparison

Substrate features and advanced IC Assembly techniques enable bare die implementation

Attribute	Standard PWB	CoreEZ <sup>®</sup> Substrate	Shrink opportunity
Through via	Mechanical	Laser	
Through via dia.	200 microns	50 microns	4X
Through via capture pad diameter	400 microns	100 microns	4X
Line Width	75 microns	18-25 microns	3X
Space Width	75 microns	18-25 microns	3X
Semiconductors	Packaged Wirebond	Bare die or small package	4X to 10X




Flip Chip Bump



EI's 3-4-3 CoreEZ<sup>®</sup>

Page 11

## Typical CoreEZ<sup>®</sup> 10 Layer Cross-Section



Flip Chip Bumps

GND / TOP

S1

PWR / GND

S2

PWR / GND

S3

PWR / GND

S4

GND / BOT

Cu-filled stacked microvias

Soldermask PSR4000 15 μm thick

Build-up layer 1

Build-up layer 2

Build-up layer 3

Driclad, 35/50 μm thick

Outer core Dielectric, Driclad 35/50 μm thick

Inner core 135 μm thick Epoxy/P-Aramid

Core Cu 12 μm thick


Build-up Cu 1

Build-up Cu 2

Build-up Cu 3 12 μm thick

- 3-4-3 Stack up (10 copper layers)
- Substrate thickness 0.7 mm

Page 12




## Chip-Package Interaction


Page 14

## Flip-Chip vs. Wirebond

**Wirebond:**  
 Active face is away from the substrate and associated die adhesive  
 Die adhesive material stress cracking avoids wirebond connections - at first  
 Begs questions: How far will crack run? Why did it happen? Thermal performance?  
 Fracture / debond may not damage the wirebond



**Flip-Chip:**  
 Die is 'flipped' so that electrical connections to substrate have very short length  
 The connections and active die face are in proximity to the substrate and underfill  
 Underfill is used to avoid stress to the electrical connections  
 Failure of the underfill can quickly lead to electrical opens  
 Fracture / debond likely to damage the bump



**Thermal expansion of the Die vs Substrate is one fundamental driver of reliability**


Page 15

## Illustration of effect of CTE mismatch in view of temp change

Assume two **very stiff** layers of material, viewed in section

Linear Expansion Only, with  $\text{CTE } \alpha < \text{CTE } \beta$

Equilibrium Temperature



Cooled Heated

With temperature change, dissimilar materials expand differently: "Mismatch"  
 This expansion mismatch creates strain and stress  
 The strain and stress exists in either the materials, the bonding , or both

Page 16



### Illustration of effect of CTE mismatch in view of temp change

Assume two coupled flexible layers of material, viewed in section

Linear Expansion, with CTE  $\alpha < \text{CTE } \beta$  creates bending stress

in equilibrium

cooling

heating

relative shrinkage

relative expansion

TCE of  $\beta > \text{TCE of } \alpha$

Page 17

### Ball Grid Array Module attached to a PWB

CTE mismatch effect, in view of temp reduction from solder reflow

Flip-chip solder array attached to a substrate is analogous

Neutral Axis

Distance from neutral point (DNP)

Module,  $\alpha_1$



Solder



Printed circuit board,  $\alpha_2$


$\propto \alpha_1 \times \text{DNP}_{\text{max}}$

$\propto \alpha_2 \times \text{DNP}_{\text{max}}$


Page 18










## Organic vs. Ceramic Substrates




Page 23



## Generalized Ceramic vs Organic Substrate Design and Performance Differences

Ceramic	Organic
	
<ul style="list-style-type: none"><li>• Stiffer</li><li>• Material can fracture</li><li>• High temperature resistance</li><li>• Minimal warpage</li><li>• Material shrinks substantially in fab     Can be hard to control dimensions</li><li>• Higher dielectric constant material</li><li>• Thicker Substrate</li><li>• Heavier substrate     Can affect assembly temperatures</li><li>• Expansion coefficient 5-10 ppm/C     <i>Pkg size drives significant BGA stress</i>     Columns can be used to reduce</li><li>• Substrate is hermetic     Package could be hermetic with lid seal</li></ul>	<ul style="list-style-type: none"><li>• Compliant materials: More stretching</li><li>• Material can fatigue</li><li>• Material has temperature dependency</li><li>• Warpage controls     Design balance, fixtures, lids</li><li>• Good dimensional control</li><li>• Better electrical performance</li><li>• Thin, light substrate</li><li>• <i>Die size affects BGA stress</i>     Good for SOP applications</li><li>• Lower BGA stress</li><li>• No need for solder columns</li><li>• Non-hermetic     Moisture effects on adhesion</li></ul>



Page 24

## Weight Comparisons

40 mm body size substrate	Approximate substrate weight (gm)
Ceramic (30 layer, alumina, 10mil/layer)	48
Ceramic (15 layer, alumina, 10 mil/layer)	24
PTFE BGA 9 layer substrate	2.3
Thin core build up 10 layer substrate	2.9
Thin core build up 6 layer substrate	2.0


Page 25

## HyperBGA<sup>®</sup> Compliant Laminate Overview

**•Deformation analogy**


- Consider solder column array deformations between ceramic & card
- HyperBGA laminate internalizes deformations: **Low stress Connections**
- Solder connections are **low-profile joints and not prone to shear damage**

**Ceramic Solder Column**



high standoff

**HyperBGA**



Free CTE values

- ← Lid: 17
- ← Chip: 3
- ← Laminate: 11
- ← PC card: 18

- Rigid, Brittle, Shrink-Fired Dielectric
- Elongated Solder Connections

- Shear Deformable Laminate
- Expansion Compensated Laminate
- Thin, Compliant Laminate Materials

✓ HyperBGA is designed for an **optimal distribution of low stresses on BGA, internal circuitry, underfill, chip, adhesives**

✓ **Very thin laminate contributes to reliable high density connections**

Page 26

## HyperBGA<sup>®</sup> Compliant Laminate Overview

Ceramic Solder Column  
deformations in solder

high standoff

SCM HyperBGA  
deformations internalized

low standoff

MCM HyperBGA  
deformations internalized and localized

←

 Lid
 

←

 Laminate
 

←

 PWB

Page 27

## Compliant Laminate Advantage

- **Localized Deformation is ideal for multi-component reliability**
  - Thin-film behavior of thin laminate: **Very little interaction between components**
  - Low stress interconnections exist for each subcomponent
    - Non-underfilled CSP and passives are successful
  - PWB Connections remain low-profile and not prone to shear damage
  
- **The Lid combines roles of heatspreading and overall flatness control**
  - Pre-attached laminate 'stiffener' is unnecessary, even with 0.5mm thick laminate
  - Use of thick **aluminum lid** provides extreme flatness and excellent PWB match
    - ALSIC material unnecessary so far
  - Compliant adhesives provide outstanding thermal and mechanical support

←

 Lid
 

←


 Laminate
 

←


 PWB

✓ MCM organic package size can be irrelevant to **board level reliability** through optimal design and construction.


Page 28



## System-in-Package (SiP) Building Blocks




Page 29




### Building Blocks SiP Fabrication & Assembly Technology

- Substrate Technology
  - Replace bulky, thick PWBs with thin, high density substrates


CoreEZ® 2-4-2



Standard Build-up 3-2-3




- ✓ Photos are same magnification.
- ✓ Vias are 4X smaller.
- ✓ Core via pitch matches die.
- ✓ **Short via length for low Z-expansion stress.**



Page 30

### Building Blocks SiP Fabrication & Assembly Technology

- Embedding Resistors and Capacitors (R&C)
  - Remove discrete passive devices and incorporate into the substrate to reduce required surface area




The diagrams show various resistor and capacitor symbols with values: 4.465K, 9.5K, and 19.95K. A micrograph shows the physical implementation of these components on a substrate.

CoreEZ® 3-8-3  
with Embedded R&C

Page 31

### Building Blocks SiP Fabrication & Assembly Technology – Bare Die

- Bare Semiconductor Die
  - Unpackaged die has significantly smaller footprint.
  - Flipchip attach results in smallest configuration.




The images show two large packaged chips labeled 'Embedded Die', a small bare die, and a flipchip attach. A micrograph shows a die attached to a substrate with a PWB (Printed Wiring Board) pattern.


Die  
Substrate  
PWB

Page 32






## System-in-Package (SiP) Application Examples




Page 33




## Size/Weight Reduction Example


Original PCB 24 in<sup>2</sup> , 383 components



- Core EZ Package Size
  - 31.75 mm diameter
  - 14 layer HDI Build up substrate
- 39 different part numbers, 231 components on 2 surfaces
- 5 Bare Die
  - Flip Chip FPGA, 15.95mm x 10.23mm, 2,440 I/O
  - Flip Chip DSP, 4.68mm x 5.134mm, 225 um pitch, 261I/O
  - Flip Chip Supply monitor, pitch = 114 um, 16 I/O
  - Flip Chip DRAM, pitch = 121 um, 86 i/o
  - Flip Chip Flash memory, pitch = 116 um, 77 I/O
- SMT capacitors and resistors
- Buried resistors imbedded in substrate
- 1 SMT circular connector



CoreEZ® 1.2 in<sup>2</sup>




Page 34

## SiP Example for HiRel Application


**Original PCBA reduced by 27X to the size of a single PBGA Component!**

- Final Package Size: 55 x 55mm, 683um thick
- Substrate: Particle-filled epoxy ( CoreEZ)
  - ✓ X-section 3-4-3
  - ✓ 50um laser drilled microvias, 30/35um line/space
  - ✓ 84 ft HDI wiring
  - ✓ >39,000 40 micron UV laser drilled vias
- 5 Bare Flip Chip Die
- Discrete components: 0201 minimum size
- 638 SMT components placed
- Functional final socket & Bed of Nails topside test
- Custom Peripheral Pin connector & Lid




CoreEZ High Density Interconnect Substrate

Flip Chip Die Bumps  
40 micron UV laser drilled microvias  
30/35um Line/space



Original PWB 108 in<sup>2</sup>

Top Bottom



Redesigned SiP 4 in<sup>2</sup>

Page 35

## Z-Interconnect

Page 36

### Z-Interconnection Using 2S/1P Signal Cores and 0S/1P Joining Cores

Connections Made Using Electrically Conductive Paste

Fabrication of core building blocks.....

.....followed by core lamination.

Electrically Conductive Paste



Page 37

### Controlled-Depth Vias

**Conventional PTHs** block wiring channels. PTH stubs induce signal attenuation at high frequency.


**Controlled-depth vias** increase wiring density and eliminate stubs.

Page 38




### Z-Interconnect: Novel Means of Electrical Interconnect for the Next Generation of Electronic Packaging

“Enables high performance printed wiring boards with highest layer count at lowest cost.”



- Increases wiring density.
- Best signal integrity.
- Reduces signal attenuation at high frequency.
- Shorter fabrication time.
- Higher Yield.
- Fewer wiring layers.
- High performance materials.
  - EI patented dielectrics.
  - EI patented electrically conductive adhesives.

HDI Z Subcomposites                      HDI Full Z




Electrically Conductive Adhesive


Page 41

### Z-Interconnect: Novel Means of Electrical Interconnect for the Next Generation of Electronic Packaging

“Helps semiconductor packaging keep pace with the needs of the semiconductor marketplace.”



- Increases wiring density.
- Best signal integrity.
- Reduces signal attenuation at high frequency.
- Shorter fabrication time.
- Higher yield.
- Fewer wiring layers.
- Lower cost.
- High performance materials.
  - EI patented dielectrics.
  - EI patented electrically conductive adhesives.



Electrically Conductive Adhesive

Page 42

## Z-Interconnect: Versatile Technology Solutions

The slide displays several PCB technologies: Rigid-Flex (cross-shaped board), SCP (Surface Connect Pad), RF (Radio Frequency board), PWB (Printed Wiring Board), Complex Expensive PCB (multi-layer board with components), Rigid-Rigid Low End PCB + HD Card (two boards connected), and PIP (Printed Interconnect Panel). A diagram shows a Rigid-Z-joint connecting two Rigid boards. A globe icon is in the bottom right corner.

Page 43


## 3D Solutions

The slide features the text "3D Solutions" in a large, blue font. A globe icon is located in the bottom right corner.

Page 44

### 3D Packaging Package-Interposer-Package (PIP) Technology


A new 3D "Package Interposer Package" (PIP) solution is suitable for combining multiple memory, ASICs, stacked die, stacked packaged die, etc., into a single package.



Schematic of Package-Interposer-Package (PIP) construction with 4 packages and 3 interposers

Page 45

### 3D Packaging Package-Interposer-Package (PIP) Technology



#### Benefits of Package-Interposer-Package

- High density, small pitch
- Re-workable and replaceable
- Polymer or ceramic interposer provides additional support for improving stability and reliability
- PIP will experience less warpage and thermal stress
- Mitigates problems with coplanarity between packages
- Interposer Options:
  - Dielectric material
  - Embedded passives
  - Embedded actives

Page 46

### Package-Interposer-Package vs. POP

Package-on-Package

Pitch

Package-Interposer-Package

Pitch

PIP increases density while not adding to overall package thickness.

Page 47

### 3D Multiple Interposers

Example: 4 assembled packages connected with 3 interposers.

- Simpler assembled packages readily integrated into resulting complex, high density 3D structure
- Versatility of construction
- Can be removed, repaired, upgraded

Page 48



## 3D Packaging Package-Interposer-Package (PiP) Technology

A

B

Cross section

Double side assemble substrate

0.5 mm pitch

0.4 mm pitch

Stacked packaged die

Package-Interposer Package (PiP)  
construction with multiple substrates  
A – Top View    B- Cross-section

Double side assembled substrate with  
stacked packaged die (memory  
attached to processor)

Page 49

## Flexible Substrates

### Extreme Electronics Miniaturization via Microflex Assemblies

Page 50

## Microflex Device Packaging

- Die & Other Components**
  - ASIC Die
  - PZT, PLZT, PMN-PT
  - SMT Passives
- Substrate Fabrication**
  - 12.5  $\mu\text{m}$  thick polyimide
  - 25  $\mu\text{m}$  laser drilled vias (minimum)
  - 11/11 $\mu\text{m}$  line width & space (minimum)
- IC Assembly**
  - Flip chip pitch down to 70  $\mu\text{m}$  (minimum)
- Module Tester**
  - Full functional module test

Page 51

## Micro Pillar Technology for Finer Pitch Applications




Acc.V 25.00 kV Spot 6.0 Magn 750x Det NONE WD 7.5 0.4 Torr 20  $\mu\text{m}$

ASIC die with 70  $\mu\text{m}$  bonding pad pitch, 22  $\mu\text{m}$  diameter pillar

Page 52

## Microflex Assembly Package Extreme Miniaturization

Single layer HDI Flex




The slide features a collage background with a person's face, a circuit board, and a fighter jet. It includes several images: a close-up of a circuit board with gold traces, a magnified view of two white flip chip bumps, a magnified view of an ASIC die with red arrows pointing to its features, and a photograph of a person's hand holding a small, rolled-up flexible circuit board.

- Sensor assembly rolled to 1.175mm diameter
- 5 Flip Chip ASIC, .1mm thick, 31 I/O each, 2.5mm x 0.5mm
  - 22 micron flip chip bumps on 70 micron die pad pitch
- 12.5mm by 6.5 mm single layer flex circuit
  - 14 micron wide lines and space copper circuitry
  - 12.5 micron thick polyimide dielectric
- Prototype to production
  - Over 1.5M shipped

Page 53

## High Density Double-Sided Flex

- 11  $\mu\text{m}$  lines / spaces
- 25  $\mu\text{m}$  vias
- 6  $\mu\text{m}$  thick metallurgy
- 12.5  $\mu\text{m}$  polyimide
- Flexible soldermask
- FC ASIC Die & SMT passives
  - ASIC Die 12x6 mm, 200  $\mu\text{m}$  thick



The slide features a collage background with a person's face, a circuit board, and a fighter jet. It includes a photograph of a circuit board with orange traces and white vias. Dashed lines indicate dimensions: 25  $\mu\text{m}$  for a via diameter and 12  $\mu\text{m}$  for a line width.

Page 54

### Multilayer Flex – Study to Define Design Rules

The diagram illustrates the structure of multilayer flex and bond-ply materials. It shows three cross-sectional views: a 'Flex' layer with a green core and orange conductive layers, a 'Bond-ply' layer with a yellow core and green conductive layers, and another 'Flex' layer with a green core and orange conductive layers. Below these, a flowchart shows three design rule factors: 1. Cu Thickness, 2. Flex thickness, and 3. Bond-ply thickness. These factors lead to three processing steps: Roll, Bend/Flex, and Flex, which collectively determine the 'Degree of Flexibility'.

1. Cu Thickness  
2. Flex thickness  
3. Bond-ply thickness

Roll  
Bend/Flex  
Flex

Degree of Flexibility

Page 55

### Multilayer Flex

A series of seven photographs showing a person in blue gloves handling a large, flexible, copper-colored metal cylinder. The cylinder is shown in various orientations and being bent, demonstrating its flexibility. A ruler is visible in the bottom right photo for scale.

12 metal layers, 325 – 330  $\mu\text{m}$  thick, bend radius 25 mm or higher

Page 56

### Multilayer Flex



12 metal layers, 190  $\mu\text{m}$  thick, bend radius 25 mm or less

Page 57

### Multilayer Flex



2 metal layers,  $\sim 25 \mu\text{m}$  thick, Roll diameter: 4.6 mm

6 metal layers,  $\sim 125 \mu\text{m}$  thick

Page 58

## Roll-to-Roll Manufacturing

The diagram illustrates the roll-to-roll manufacturing process in three stages:

- Thin Film Deposition & Laser Processing:** A substrate is fed from a supply roll, passes through a laser and a cooling drum, and is then taken up by a take-up roll.
- Photolithography:** The substrate passes through a photolithography step between a supply roll and a take-up roll.
- Wet Chemical Etching & Cleaning:** The substrate passes through a wet chemical etching and cleaning step between a supply roll and a take-up roll.

**R2R can lead to reductions in cost.**

- A fully integrated facility
- Lower capital & labor cost

Images of products: Rigid (circuit board), Rigid-Flex (flexible board), and Flex (flexible strip).

Page 59


## New Substrate Technologies

### Liquid Crystal Polymer (LCP)


Page 60

## Why LCP?

- Only plastic that solves most A&D application issues
  - Similar in electrical performance to PTFE
    - Low Loss
      - Dk = 2.9 dielectric stable (DC to 110 Hz).
      - Df = 0.0025
  - Lightweight
    - 1.4gm/cm<sup>3</sup>
    - 40% lighter than Si, 65% lighter than Al & 30% lighter than FR4
  - Thermoplastic
    - Flexible, formable, 3D circuits
  - Thin and thick layer combinations in cross sections
    - 25um, 50 um and 100 um LCP thickness, and combinations
  - Capable of Radiation Hardened applications
  - Is "near" hermetic
    - Low moisture absorption: 0.04%, very low moisture permeability
  - Chemical resistance.
    - Withstands harsh chemical exposures (even under high temp.)




▲ Fig. 2 The flexibility of LCP is demonstrated.





Page 61

## Liquid Crystal Polymer (LCP)




**LCP based Z-interconnect substrate**


- 4 layer TV, 6" x 6"

- 1, 1.5, 2, 2.5 mil lines & spaces
- 2 & 4 mil thru vias
- 1, 2, 3 mil blind vias




2 mil uvia




6 Layer

- Understand uVia Reliability



Page 62

## LCP based Rigid-Flex



Rigid Flex gives the ability to design circuitry to fit the device,  
rather than building the device to fit the circuitry.

Page 63

## Stretchable Substrates

### Conformable Electronics

Page 64



# Silicones

*Polydimethylsiloxane (PDMS)*

C[Si](C)(O)C

**Medicals**

**Nano composites**

**Random lasers**

**Electromechanical actuators**

**Microfluidics**

**Marine coatings**

**Magnetic**

**Microbe-resistant household products**

**Thermal interface materials**

**Silicones**

Page 65

# Stretchable Electronics

Conductive wires made from a new carbon nanotube-polymer composite.


Professor Takao Someya of the University of Tokyo

**Stretchable Electronics with a Twist:** Prof. John A. Rogers, University of Illinois at Urbana-Champaign

Page 66

### Stretchable Electronics Process Development for Metal Adhesion

- Bio-compatible
- Bio-stable
- Fine lines



The diagram illustrates the process development for metal adhesion on a stretchable substrate. It shows a cross-section of a substrate with layers of silicone, SiO<sub>x</sub>, and Metal. The metal layer is patterned into fine lines. A small inset image shows a micrograph of the metal lines.


silicone

SiO<sub>x</sub>

Metal


Page 67

### Water Soluble PVA Substrate



The micrograph shows a pattern of yellow metal lines on a dark background, likely a water-soluble PVA substrate. The lines are arranged in a grid-like pattern with some branching.

Page 68



**Summary**

**Advanced Electronics Packaging for A&D, industrial and medical applications** is driving the need for novel substrate materials, ultra high density assemblies and unique form factors.

**Substrate materials and construction are key to overall package performance and reliability.**

**Thank you for your attention!**

Page 69 