



















Packaging Attribute	es Compar	ison		×
Attribute	Standard PWB	CoreEZ <sup>®</sup> Substrate	Shrink opportunity	Ι
Through via	Mechanical	Laser		
Through via dia.	200 microns	50 microns	4X	
Through via capture pad diameter	400 microns	100 microns	4X	
Line Width	75 microns	18-25 microns	3X	
Space Width	75 microns	18-25 microns	3X	
Semiconductors	Packaged Wirebond	Bare die or small package	4X to 10X	
Flip Chip Bump		E	l's 3-4-3 CoreEZ *	a



























40 mm body size substrate	Approximate substrate weight (gm)	
Ceramic (30 layer, alumina, 10mil/layer)	48	
Ceramic (15 layer, alumina, 10 mil/layer)	24	
PTFE BGA 9 layer substrate	2.3	
Thin core build up 10 layer substrate	2.9	
Thin core build up 6 layer substrate	2.0	

















































![](_page_24_Picture_3.jpeg)

![](_page_25_Picture_2.jpeg)

![](_page_25_Picture_3.jpeg)

![](_page_26_Picture_2.jpeg)

![](_page_26_Figure_3.jpeg)

![](_page_27_Figure_2.jpeg)

![](_page_27_Picture_3.jpeg)

![](_page_28_Picture_2.jpeg)

![](_page_28_Picture_3.jpeg)

![](_page_29_Figure_2.jpeg)

![](_page_29_Picture_3.jpeg)

![](_page_30_Picture_2.jpeg)

![](_page_30_Picture_3.jpeg)

![](_page_31_Picture_2.jpeg)

![](_page_31_Picture_3.jpeg)

![](_page_32_Picture_2.jpeg)

![](_page_32_Picture_3.jpeg)

![](_page_33_Figure_2.jpeg)

![](_page_33_Picture_3.jpeg)

![](_page_34_Picture_2.jpeg)