







**High performance datacenter platform:
Using InP for Silicon Photonics?**

Michael Lebby
CEO OneChip Photonics
Professor, Glyndwr University


1





**Maybe this is topic is
suitable for the
'next generation' IC?**

2



Abstract of the talk



■ Overview

- Is a high-performance datacenter platform using InP a silicon photonics play? This issue will be addressed.
- Designing and packaging InP-based PICs (Photonic Integrated Circuits) & OEICs (Optoelectronic Integrated Circuits) will be discussed.
- **A review of packaging technologies for datacom products will be made.**
- Particular attention will be a focus on a highly reliable and robust platform with Photonic Integrated Circuits (PICs) that have included lasers, modulators, detectors, waveguides, Mux/Demux, and large spot converters by OneChip Photonics.
- Current products are focused on both client-side and line-side applications in data and tele-communications networks. Initial performance levels indicate suitability for 100Gb/s datacenter and 50Gb/s metro opportunities using OneChip's InP-based OEIC platform.

Common denominator is packaging...


3

Agenda



■ What drives a next generation IC?

- Photonics packaging
 - History of and evolution over 50yrs
 - Silicon for photonics packaging
 - Non-hermetic packaging
 - One example of 'generic' PIC packaging today
- Drivers for photonics integration...
 - Next generation IC → Photonic Integrated Circuit (PIC)
 - Optoelectronic Integrated Circuit (OEIC)
 - Silicon photonics (and the need for InP lasers)
 - Photonics integration drivers:
 - Miniaturization (and higher traffic capacity)
 - Fast growing markets
 - The very essence of 'green photonics'
 - OIDA's movement to accelerate the segment in 2013



■ Takeaways...



4

Part 1: Packaging (it's actually critical): a quick history...



5

Where have we come from?

**Progress over the past 50+ years for photonics
packaging to reach a maturity level to address
PICs/OEICs and the next generation IC...**



~1962

**In the beginning, the
humble crystal triode (later
known as transistor)**





~1965

**And the
germanium photo
transistor OCP71**
*(just remove the
black paint guys)*

Packaging: critical for next generation IC...

Source: Entegris Ltd. Bob Musk

6



Early hi-rel laser packaging Early/mid 1980s

STC hi-rel packages



World's first high reliability laser package
SMF submarine 1300nm RWG laser
Laser heatsink : natural diamond
Laser welding to Invar and copper
Laser welding distortion – tweaking
Projection welded lid

Note: BT divided out Tx to STC, fiber to GEC, and Rx to Plessey.
Key is high-rel and every part hand made and organic free. All electrical connections by laser welding except wire bonding.
First for natural diamond heat sinks
Bottom pkt: \$10k → folks thought 850nm would win over 1310/1550 as pkg easier to build (STC did not see problems of MM fiber)!




No organics, laser welding and soldering

Source: Entronix Ltd, Bob Musk


9

14 pin DIL laser package Mid 1980s


1st Generation



First laser welded DIL – STC based upon submarine technology. Adaptation of hi-rel submarine parts (courtesy of Bob Musk designer) by using a submount from previous lasers, cutting it down and placing it on a tec – making it the world's first DIL



Lasertron and General Optronics using epoxies – major reliability issues (outgassing)




Convenient 14 pin hybrid package

Source: Entronix Ltd, Bob Musk


10

14 pin DIL laser packages Late 1980s


2nd generation DIL: smarter packages. Special submounts



Solid tube holds fiber – problems with stability – had to tweak and bend (once lid went on things moved). First custom built cooled hermetic organic free DIL



Bare fiber for mechanical decoupling – still moved after fixing. Problem with laser welding (85C). Needed bake out and tweak alignment back into position. NB: fiber attachment 3mm from chip



Improved stability through bare fiber weld location 0.5mm from chip. Easier alignment

Stability problems overcome with bare fiber

Source: Entegris Ltd. Bob Musk

11

DIL laser packages Late 1980s (3rd gen)

1st Generation





2nd generation





3rd generation





1st and 2nd generation use RWG lasers with a TEC cooler. 3rd gen do not need TEC and use BH laser 1310nm. Pin configuration is same as cooled DIL. First surface mount – fiber could only withstand 85C max. Detachable allows easier manf/ & SM. First non-hermetic and std IC plastic encapsulation lead techniques


3rd generation mini DIL and plastic

Source: Entegris Ltd. Bob Musk

12

The BT&D sub-module approach

Late 1980s



Plastic pkg

\$3.5 in 1988

Integrated functionality

14 pin DIL uncooled 14 pin DIL with cooler Integrated functionality

Goal was to produce a building block or engine in a tiny package (w/back facet detector & temp sensor). Set up for automation. Put into plastic uncooled package with heat sink on back for low cost. Gets around std hermetic package. Big adv was build with electronics (lower right). CuW/Kovar pkg cost \$3.5 in 1988 (lower middle)



BT&D sub-module: building block approach

Source: Entronix Ltd. Bob Musk



13

Fiber align and attach

Early 1990s

AuSn (also glass) fibre align/ attach

Laser welding

Alternative fiber align/attach technologies

Source: Entronix Ltd. Bob Musk

14 pin butterfly package ~2000s

Extremely complex structure
High piece part count (>20)
Not designed for automation
EXPENSIVE

Metal bellows around fiber to decouple from package. Collimated lens system with isolator.

Alternative approaches - expensive

Source: Entropic Ltd, Bob Musk, JDSU (Philips)

15

Hermetic packaging implementations Early 2000s

Expensive

JDSU/Bookham 980nm Pump
High piecepart count
Complex manufacturing process
Limited capability for automation

Expensive

Nortel 2.5Gb/s MZ modulator with Wavelength Locker
Highly complex structure
Multiple interactive alignments
Not designed for automation


Left: Hi rel 980nm JDSU/IBM chip big market for 980nm pumps with limited capability for automation – traditional gold box – hand built, hand aligned





Right: 1st approach at integration of bulk optics packaging. Clever design as did not use lithium niobate. Complex, and lots of interactive alignments. Virtually impossible to automate

Quite complex and expensive!!!

Source: Entropic Ltd, Bob Musk, JDSU, Nortel

16

Alternative packaging technology: Axsun Early 2000s 








Same laser welding and many parts tweaked (fiber to laser alignment).
Marginal improvement through precision parts, but still requires post weld manipulation.

Laser welded parts – but tweaked

Source: Entegris Ltd., Bob Musk

17

Alternative packaging technology: Intel/Lightlogic Early 2000s 



Followed ceramic submount

Attach weld wires, laser gun mps, and mount electronics

Build tunable external cavity

Align and weld collimating lens with Intel fiber technology

Attach output monitor submount

Align and weld focusing lens

Align wave optical fiber

Place submount in butterfly can

Attach lid

Similar approach to using add on parts and laser welding
Marginal improvement through cheaper parts
Move to standardization with automation via pick and place. Ceramic sub. Hermetic
Worth \$600M?

Welded components on ceramic submount


Source: Entegris Ltd., Bob Musk

18

Hermetic metal packaging styles Late 1990s and Early 2000s













Fiber feed-through main differentiator. Although 14 pin DIL and butterfly std, package itself was custom to each manufacturer.



Many options and variants – standards?

19


Source: Entegris Ltd., Bob Musk

Ceramic packages for photonics Early 2000s











← Integrated submount – electronics on the inside. Problem was use of high temp for the fiber

No standards → precursors to today's multi layer ceramic pkgs


← LTCC – elegant solution using thermal vias but expensive

From LTCC to ceramic pkgs → lots of styles and \$\$\$


20

Source: Entegris Ltd., Bob Musk


Ceramic pkg: design for manufacturing




Plastic lens



Early 2000s



Metal tosa



Ignis Optics → first serious attempt at automation. Reduction of handling – clever concept for 2001 SFP OC-48 TOSA



Wafer scale hermetic package assembly

Source: Entegris Ltd, Bob Musk, Temis Optics (now Oculero)

21

Detachable pigtails

Late 1980s

So the world could surface mount their lasers! Big deal!

1989 OFC – no market for mini-DILs (today millions)

Glass ferrule, ceramic package. Worked well. Failed as it needed 2nd member of MSA to support

Lower left and right: Failed due to no perceived market at the time.

Market picked up with SFF and SFP and detachable connector (plus drive for surface mount).




Figure 4 Surface Mountable Device

Easing assembly at the pcb level


Source: Entegris Ltd, Bob Musk

22

The rise of the transistor outline...

TO headers

Late 1970s, 1980s, 1990s




Always been there. Low cost hermetic package with plane or lens windows suitable for automation. Limited in speed and thermal perf. Up to 10Gbps.

Simple, high volume, low cost


TO based products

1980s, 1990s



Move towards connector receptacles – 1 piece – low cost automatable

First basis to making TxRx – left are ST screw panel mount, rest into modules



Easily pig-tailed TOSA and ROSA


Simple, high volume, easy to use products


Source: Entrenix Ltd., Bob Musk

25

TOSA ROSA packaging: cooled/uncooled


Late 1970s, 1980s, 1990s





Cooled Package

Ref: Kyocera



TO Package

Ref: Kyocera

TOSA and ROSA with high speed performance, small, and pretty much the way everything is done today – automatable. IEC standardization. Cost-wise much more competitive. TIAs and drivers sometimes included. Tunables have complicated electronic drivers as part of the package

Compact hermetic packages for use with transceivers

Source: Entrenix Ltd., Bob Musk

26

Use of silicon for photonics packaging

Materials choice for an optical packaging platform



	Kovar	Copper-tungsten	Alumina	Aluminium nitride	Silicon	Gallium arsenide	Indium phosphide
Expansion coefficient	5.8 ✓	~7 ✓	4.9 ✓	4.5 ✓	2.6 ✓	5.8 ✓	4.5 ✓
Thermal conductivity	17 ✗	~180 ✓	32 ✗	~170 ✓	150 ✓	40 ✗	60 ✗
Mechanical stability	✓	✓	✓	✓	✓	?	?
Reliability	✓	✓	✓	✓	✓	?	?
Scales to micro-packaging	✗	✗	✗	✗	✓	✓	✓
High-speed electrical	✗	✗	✓	✓	✓	✓	✓
Bonding of chips, passives, IC's	✗	✗	✓	✓	✓	?	?
Precision location features	✗	✗	✗	✗	✓	?	?
Batch manufacture	✗	✗	✓	✓	✓	✓	✓
Batch population	✓	✓	✓	✓	✓	✓	✓
Waveguides	✗	✗	✗	✗	✓	✓	✓
Maturity	✓	✓	✓	✓	✓	✗	✗



Silicon becomes the obvious choice for packaging

Source: Entegris Ltd. Bob Mueh

Silicon micro-bench

Late 1990s

A useful sub assembly, but limited application (1Gbps Ethernet TxRx). Goal low cost using wafer scale for lenses and submounts. Serious attempt at automation.



Wafer scale potential – TO applications



29

Source: Entropix Ltd, Bob Musk, Infineon

Silicon micro-bench

Early 2000s

Optical subassemblies – a good approach, but only the first step...serious attempt at automation. Was successful and worked well.

Wafer scale tested sub assemblies

30

Source: Entropix Ltd, Bob Musk, Agave (formerly Lucent/Bell Labs)

Silicon for opto packaging Mid 2000s

Reference: Hymite

Reference: Kyocera

Optical subassembly on silicon optical bench

Integrated waveguides and features
Reference: Kotura

Use MEMS technology for features

Silicon – silicon welding for alignment fixing and hermetic sealing

Silicon for component support

Silicon – Generic packaging platform

Silicon transparent at 1310/1550 → light can exit lids on packages
Silicon used for mechanical and packaging features.

Silicon: a very useful packaging platform

31

Source: Ontarix Ltd, Bob Misk, Kyocera, Kotura (now Mellanox), Hymite


**Non-hermetic
packaging
approaches**

ONECHIP
PHOTONICS

32


Non-hermetic

Early 1990s




Non-hermetic singlemode optical microbench packaging approach

Tx Sub Assembly



Rx Microbench



Use of simple micro-benches (1989/90), but fabrication technology has very limited capability for enhanced mechanical features due to wet etch technology. Non-hermetic. In this case laser was active down and height sensor was used with AuSn as compliant medium. Laser fixed on all 3 axes. Early z control using height sensor as substrate varied ~ 7um after positioning.


Potential for automation

Source: Entropix Ltd, Bob Musk, HP (1999)

33


Non-hermetic

Late 1990s , early 2000s




Non-hermetic singlemode optical micro bench packaging approach



Tx encapsulation




Rx encapsulation

Cross section along fibre axis





Reference: HP ECTC 1999

History interesting – in this case silicone epoxy on top to reduced cost

Reduced cost – non-hermetic

Source: Entropix Ltd, Bob Musk, HP (1999)

Non-hermetic OSA

Late 1990s

Singlemode SFF transceiver : Non-hermetic optical sub assembly arrangement

Only first level optical subassemblies used, higher levels of integration will be required in the future for better performance i.e. integrated modulators and isolators. In this case MT ferrule used, but lost competitive advantage due to LC costs dropping when MT entered market. Simple assembly technology.

Simple assembly methodology

35

Source: Entegris Ltd, Bob Musk, JBP (1999)

Other non-hermetic approaches

Early 2000s

- PLC (planar light circuit) + flip chip actives and passives

Automated flip-chip assembly; use of silicon/silica optical waveguides

Flip-chip using automated assembly

36

Source: Entegris Ltd, Bob Musk, Proponent (now Hoya)

Packaging technology evolution...

Lightlogic (Intel) – mechanical add on components

Axsun – mechanical add on components

1- Ceramic/Metal Substrate

2- Component placement by pick and place

3- Automated alignment of optical elements and fiber

Agere – Infineon - Agilent etc Wet etch technology only

Technologies for discrete components

37

Source: Entegris Ltd, Bob Musk, Lightlogic (Intel), Axsun, Agere, Infineon, Agilent


Packaging integrated devices

ONECHIP
PHOTONICS




38




Early integration designs

1980s



Early optical integrated circuits: PLC and OEIC


Some examples from 20+ years ago!

39

Source: Ontonix Ltd., Bob Musk

InP PIC progress...



Mid 2000s




2004: First Commercial Large-Scale InP PICs
 100 Gb/s (10 x 10Gb/s) Transmitter and Receiver PICs

100 Gb/s Transmitter Photonic IC (OOK)

Each PIC
 > 50 Integrated Functions
 7 Different Integrated Functions
 Tunable DFB, EA Mod,
 VOA, SOA, PD, AWG



Using InP PICs to address the 100Gbps challenge


40

Source: Infineon

Recent focus for PICs

Early 2010s

Examples of PICs Fabricated on Multi-Project Wafers



ASPIC 1: Brillouin strain sensor readout chip

ASPIC 2: Fibre Brag Grating strain sensor readout chip

ASPIC 3: Pulse serialiser for KM3NeT Neutrino Telescope

ASPIC 4: Fast 4x4 switching matrix

ASPIC 5a: WDM-transmitter for FTTH

ASPIC 5b: WDM-receiver for FTTH

ASPIC 6: Variable repetition rate pulse laser

ASPIC 8: Tunable laser with integrated 10 Gb/s MZ modulator

ASPIC 9: Pulse shaper for bio-imaging

...more than 20 different PICs fabricated in MPW runs

Fraunhofer Heinrich Heine Institute

EOOC 2012, WIS7 18th Sept 2012, Amsterdam

oclaro

7

New pkg challenge: bigger die, much more functionality

Source: Ontarix Ltd., Bob Musk


41

Harvesting the best from PICs

Early 2010s

2012: 500 Gb/s PM-QPSK Coherent PICs

570 Gb/s (5x114 Gb/s) 1x PIC Architecture




Each PIC

- > 450 Integrated Functions
- 8 Different Integrated Functions
- Tunable DFB, AWG, MZ Mod
- Phase Adj, VOA, MMI, PD

100G Long-Haul Ports Q3'12 through Q1'13

3,590 ports

In Three Calendar Quarters Infinera Has Delivered 29% of All LH 100G Ports Sold Since 2010



Infinera

2

Stretching performance limits → 500Gbps & coherent

Source: Infinera

42

glyndwr ONECHIP PHOTOLOGICS

How to address PIC/OEIC packaging?

ONECHIP PHOTOLOGICS 43

European efforts... Early 2010s

glyndwr ONECHIP PHOTOLOGICS

PARADIGM

Photonic Advanced Research
And Development
for Integrated
Generic Manufacturing

PARADIGM
Generic Approach to PIC
Packaging

Novel concept???

“Design the chip to fit the package” !!!!


Generic package for PICs/OEICs to lower costs

Source: Entropix Ltd, Bob Muek, Gooch and Housego (2013)

44

Background and motivation

Early 2010s



Objectives

- Standardised package format
- Multiple electrical I/O
- High speed capability
- Multiple SMF support
- TEC support
- Hermetic capability
- Maximum PIC applications
- XFP/CFP/QFSP support
- Capable of IEC standardisation
- Compare existing ROSA/TOSA

POSA (PIC OSA)

Left standard IEC TOSA/ROSA package outlines. Middle standard TOSA/ROSA side by side – used basic footprint of combined ROSA/TOSA to generate PIC footprint size (POSA).


Aim for a standardized format...

45

Source: Entrenchix Ltd, Rob Musk, Gooch and Housego (2019)

Standardized approach

Early 2010s



PIC/OEIC is designed to fit the package!!!

46

Source: Entrenchix Ltd, Rob Musk, Gooch and Housego (2019)


PIC/OEIC package summary

Early 2010s

- Overall package size – 18.5 x 15.5 x 5.5 mm
- Package cavity for PIC/interposer – 11.1 x 10.65 mm
- Supports TEC temperature control if required
- Number of DC/low speed connections – 36
- Number of high speed (up to 25GHz) connections in GSG configuration – 10
- High current TEC connections (3.5A) – 2
- Hermetic package – AR coated sapphire window and welded lid
- High thermal conductivity base – copper tungsten
- Number of fibres supported – up to 12 SMF
- Detachable connector
- XFP compatible
- IEC standardisation possible

In volume (10k+ pieces) ceramic/CuW high performance package will cost ~30-50Euros (after soft/hard tooling costs). Many connections on package should cover 80%+ PIC designs

All work carried out under ICT Programme 257210 PARADIGM



Although parallel connector: the concept is important

Source: Entropix Ltd, Bob Musk, Gooch and Housego (2019), Oc/lapo (2019)

47

High performance package

Early 2010s

Measurement setup

View through the microscope

50 ohms GSG probe at package input

50 ohms GSG probe at package output

Probe insertion loss without package after calibration

Testing from inside to outside package >30GHz @ 3dB down.

Reflection loss on individual line

Reflection testing from inside to outside package >30GHz

Probe return loss without package after calibration

>25GHz per channel


Initial testing >25GHz per channel

Source: Entropix Ltd, Bob Musk, Gooch and Housego (2019), Oc/lapo (2019)

48

Packaged PIC

Late 2013



Silicon array lenses on 250um pitch vertically mounted. With test InP PIC chip fully connected.

Silicon array lenses on 250um pitch vertically mounted inside MPO connector

Wirebonded PIC with silicon array lenses

49


Source: Intrinx Ltd, Bob Musk, Gooch and Houssem (2013), Oc-lap (2013)

Need for simplicity is key...


2013

Infinera 500 Gb/s Coherent PM-QPSK Modules

500 Gb/s Transmitter PIC-Module



500 Gb/s Receiver PIC-Module



Stacked Ceramic Hermetic LGA Packages (I/O capability > 1000)

>24 feet of total wirebonds (Tx+Rx)

Dual PM Fibers per Module (1x per pol)

Integrated TIA array (40x14.25 Gbaud), MZMD Array (40x14.25 Gbaud)


3

infinera


Packaging is becoming complex and expensive

50


Source: Infinera




Part 2 PICs and OEICs




51




What drives a 'next generation' IC?



52



53




54

What is a datacenter?

Huge buildings that aggregate data...

- Sound of fans whirring
 - ~1Tbps board aggregate



Google datacenters: large buildings use tons of energy...

Source: Google

Bit like a telephone exchanges in the 60s

- Sound of 1000s of Crickets...
 - ~100kbps 'board/rack' aggregate
 - ~X10,000,000 slower...



Telephone exchanges: large buildings to aggregate traffic...











Source: GPO

57

Datacenters have
aroused interest
recently...

Recent activity in the segment

- 100G technology activity accelerating
- PIC→OEIC integration technology needed



	? <30M\$, 2012		Technology sale; 40G/100G discrete components
	271 M\$, 2012		Technology sale; 40/100G silicon photonics
	400 M\$, 2013		\$200M rev (2X) to access InP discrete 40/100G
	82 M\$, 2013		Technology sale: Silicon Photonics solution 40/100G
	47 M\$, 2013		CMOS VCSEL Driver and TIA 40/100G with ~\$20- 30M rev (2X)

Datacenter market becoming active again...

59

Datacenter pain points

60



glyndwr

ONECHIP
PROTEOLIS

Why do we integrate?

ONECHIP
PROTEOLIS

63

glyndwr

ONECHIP
PROTEOLIS

Why do we integrate?

- Like any semiconductor IC: to achieve key goals
 - Size, weight, power, performance, and cost
 - Classic CMOS IC allows higher functionality

Microprocessor Transistor Counts 1971-2011: Moore's Law

Integration enables innovative products...



Source: Wikipedia

64

Next generation IC → PIC (photonic integrated circuit)

Photonic Integrated Circuit (PIC)

- Compound semiconductor platform
 - Indium Phosphide (InP)
 - Epitaxial growth from IQE
 - Fabricated by CST Glasgow
- Photonics devices are all integrated together
 - Waveguides, tracks



100G Coherent Receiver (a.k.a. 2x4 90° Hybrid Rx) (TIA at back)



100G Coherent Receiver (a.k.a. 2x4 90° Hybrid Rx) (TIA on side)






4x25G PSM4 Transmitter

PIC is a circuit with no electronic circuitry

OneChip approach to InP PICs



- Fully monolithic InP PIC
 - Avoid multiple re-growth steps
 - Potential re-growth losses
 - Use Fe-doped substrates for electrical isolation
 - Use etching of structure to enable functionality
 - Core strengths
 - Waveguide design
 - Dilute waveguide for package connection
 - Passive guide for routing
 - Integration of electrical components
 - Resistors/capacitors
 - Edge detector for high speeds
 - Laser emitter and modulators (DC/AC)
 - Fabrication of complex InP devices in a fables model









7yrs of PIC R&D in III-V devices at OneChip

67

InP PIC building blocks developed...


OneChip Photonics Component Library

ACTIVE COMPONENTS	PASSIVE COMPONENTS
<div style="background-color: #4a7ebb; color: white; padding: 5px; margin-bottom: 10px;">distributed feedback laser</div> 	 <div style="background-color: #4a7ebb; color: white; padding: 5px; margin-bottom: 10px;">laterally-tapered spot-size converter</div>
<div style="background-color: #4a7ebb; color: white; padding: 5px; margin-bottom: 10px;">waveguide photodetector</div> 	 <div style="background-color: #4a7ebb; color: white; padding: 5px; margin-bottom: 10px;">Directional coupler – mode converter</div>
<div style="background-color: #4a7ebb; color: white; padding: 5px; margin-bottom: 10px;">semiconductor optical amplifier</div> 	 <div style="background-color: #4a7ebb; color: white; padding: 5px; margin-bottom: 10px;">vertical wavelength splitter</div>
<div style="background-color: #4a7ebb; color: white; padding: 5px; margin-bottom: 10px;">electro-absorption modulator</div> 	 <div style="background-color: #4a7ebb; color: white; padding: 5px; margin-bottom: 10px;">planar wavelength division (de)multiplexer</div>

Comprehensive library of components for integration

68

Transmitter and receiver InP designs



4x25G LR4 Receiver
(750 um detector spacing)
OneChip 100G Chip LR4 Rx 4Channel Product Brief OFC 2013(TROSA included)FINAL.pdf
S:\Executive Public\Tradeshows\2013 Tradeshows

10x10G MSA Receiver
(with AWGs)

100G PSM4 Receiver
OneChip 100G Chip PSM4 Rx Product Brief OFC 2013 (TROSA)FINAL.pdf
S:\Executive Public\Tradeshows\2013 Tradeshows


4x25G PSM4 Transmitter

4x10G LR4 Receiver

100G datacenter applications

69

Integrated InP receiver designs



4x25G LR4 Receiver
(250 um detector pad spacing)


4x10G LR4 Receiver (with heater)
OneChip 40G ChipOnCarrier LR4 Rx 4Channel Product Brief OFC 2013 FINAL.pdf
S:\Executive Public\Tradeshows\2013 Tradeshows

This chip has 2 devices:

- 100G Coherent Receiver (a.k.a. 2x4 90° Hybrid Rx) (TIA at back)
- 100G Coherent Receiver (a.k.a. 2x4 90° Hybrid Rx) (TIA on side)

Integrated chip receivers

70




Optoelectronic Integrated Circuit (OEIC)

ONECHIP
PHOTONICS

72


The game changer – Integrated electronics

- **Indium Phosphide transistors are faster than Silicon**
 - F_t to 400+ GHz allows for future signaling speeds well over 100 Gbps per channel
- **Electronics integration enables miniaturization**
 - No I2C, no pads fan-out
- **Electronics integration enables lower power**
 - Opto-Electronic Integrated Circuit (OEIC)



Commercial TIA

➔




Integrated electronics keeps all functionality!

73

OEIC integrates electronics onto the PIC

OCP WDM
PIC receiver


e.g. Mindspeed
4x25G TIA



WDM PIC
receiver with
integrated TIA
= OEIC

Integrated TIA

300% TIA
footprint
reduction
@ 15% OEIC
real estate
increase



OEIC = Optoelectronic Integrated Circuit: A PIC chip with integrated electronics

OEIC enables tiny footprint and lower cost solution


Source: Mindspeed/MCM

74


Caveat:
so long as thermal
issues are adequately
addressed in
packaging...

Datacenter PICs → OEICs

- Addressing datacenter pain-points using PICs → OEICs
 - Base platform of InP PICs
 - Enhanced platform with integrated electronics (OEIC)




Build immediate value using InP PIC base platform




Silicon Photonics (and the need for InP lasers)

What is silicon photonics?



- Use the economies of scale of a \$B CMOS fab
 - Design photonics devices onto CMOS IC platform
 - Bump/package/bond InP lasers to that platform
 - Silicon laser big problem (at least commercially)
- Issues
 - Volume? <1% of the business of a silicon fab: attention?
 - Lasers? InP best option




Many merits; many questions; InP still plays a role

Source: Intel

79

Indium Phosphide vs Silicon Photonics



- Silicon CMOS can utilize large 300mm fabs / infrastructure
- InP has been truly proven to be robust/reliable/high performance platform for communications ✓


Monolithic Integration is the ultimate target

Opto-Electronic IC (OEIC) made possible in single chip

Simpler packaging

Small size

Indium Phosphide



Silicon can't lase!

Low power CMOS



Smaller feature leads to faster IC


Economies of scale

Silicon Photonics


Winner has to achieve metrics: cost, power, perf, reliable

80






83





84



Photonics integration
drives miniaturization
(and higher traffic
capacity)

ONECHIP
PHOTONICS



86



Photonics integration enables fast growing markets


Integration allows 100G penetration

- 100G market window opens in 2015
 - Integrated photonics with electronics enables smaller chip real estate OEICs
 - Cost competitive photonics enables OEICs to penetrate market faster at 100G




Photonics integration opens 100G market faster...

Source: Lightcounting



91



92

'Holy grail' using InP PIC→OEIC

■ InP PIC mkt entry; OEIC with integrated electronics opens more doors (size, weight, power, and cost)

Solution	Link architecture	Market Desire	R&D Complex	Power Dissipation	Footprint Impact
PSM4 -PIC		★ Standards ???	★★★ Quickest TTM	★★★	★★★ CFP4/QSFP
LR4 -PIC		★★★ Attractive	★★★	★★★	★★★ CFP4/QSFP
PSM4 - OEIC		★ Standards ???	★	★★★	★★★ QSFP/Smaller
LR4 - OEIC		★★★ Very attractive	★ Complex	★★★	★★★ QSFP/Smaller

★★★ 3-star is the best

InP platform will serve LR4 very well

93

Trends in photonics integration

Timeline of research and commercial milestones:

- G3: MOS Research (COBRA, LP Monitors on Silicon) - 2014
- G2: PARADIGM industrial platform - 2012
- G2: Commercial - 2018
- G1: EuroPIC industrial platform - 2010
- G1: Commercial - 2016
- G1: COBRA Research - 2008

Number of ASPIC Designs and Market Volume (B€) from 2008 to 2020:

JePPIX roadmap 2013: Europe drives for PIC solutions


Source: JePPIX

94

gyndwr ONECHIP PHOTOLOGICS

Photonics integration is the very essence of 'green photonics'

ONECHIP PHOTOLOGICS 95



Drive by OIDA/OSA in 2013





- Status and future of photonic integration:
 - Classic USA roadmap workshop
 - ~60 attendees: all from photonics integration field
 - Both InP and silicon photonics senior engineers/leaders
 - 1 day workshop with sessions on
 - Industry, role of government agency
 - Customer needs for PICs
 - Consortia experience
 - White paper with high points:
 - Growing bandwidth requirements
 - Need to support scaling in challenged industry economics
 - Exploration of industry partnerships sharing common technology and manufacturing platforms
 - Ways to improve the competitiveness of US industry
 - Roadmaps and areas of focus

Drive to position USA to be more competitive in PICs

97

OIDA takeaways (from my perspective)



- Photonics integration is here to stay ✓
 - Complex technology: requires use of CMOS silicon infrastructure and InP experience in communications ✓
 - Combination of silicon and InP will be a successful vehicle for communications (at all levels) consumer, HPC, DC, to metro/long haul. ✓
- Stakeholders in USA need:
 - Collaborative programs between industry, government, and academia
 - Testing/characterization sharing of resources
 - Foundry for packaging, assembly and prototyping new PIC/OEIC platforms
 - Building of software libraries for advanced photonic components (both silicon and InP)

Drive collaboration in USA...not an easy thing to achieve

98

Takeaways...

- Packaging of photonics now challenged by integration
- Next generation ICs will be integrated photonics
 - Driven by traffic into datacenters
 - Datacenter pain points drive photonics integration
 - Photonics integration will grow to include electronics
 - PIC → OEIC (optoelectronic integrated circuit)
 - Silicon photonics will play a role using InP and impact high volume opportunities
 - Miniaturization through integration drives higher traffic capacity through performance (package & thermal issues important)
 - Photonics is green and will enable new technologies and products that will also be green...
- Photonics integration happening today...
 - OIDA uncovered weaknesses → Innovation, funding, collaboration, design tools for chips/packages, test/characterization...
 - Standards: chips, packages, test, simulation, characterization all needed


Photonics integration is emerging...both InP and Si can win

99

End

(thanks for listening)

michael.lebby@onechipphotonics.com
m.lebby@glyndwr.ac.uk
michael@lebby.com




A presentation slide with a blue header bar. The title 'Background and driver to the workshop' is in white text. In the top right corner, there are logos for 'Glyndwr' and 'ONECHIP PHOTONICS'. To the right of the main text is a logo for the 'NATIONAL PHOTONICS INITIATIVE' which features a stylized network of orange nodes. The main content is a bulleted list:

- National Photonics Initiative (NPI)
 - Founding sponsors OSA and SPIE (with APS, IEEE, LIA)
 - Making photonics a priority for USA
- Harnessing Light (National Academy report 1998) → NPI
 - Identify and advance areas of photonics critical to maintaining competitiveness and national security
- (1) Drive funding and investment in areas of photonics critical to maintaining USA competitiveness and national security
 - Advanced manufacturing, defense, energy, health and medicine, IT, and communications
- (2) Develop federal programs that encourage great collaboration between USA industry, academia, and gvt labs
 - To better support the R&D of next-generation photonics technologies
- (3) Increase investment in education and job training programs
 - To reduce the shortage of technically skilled workers in photonics positions
- (4) Expand federal investments for university and industry collaborative research
 - To develop new manufacturing methods that incorporate photonics
- (5) Collaborate with USA industry to review international trade practices
 - impeding free trade and the current USA criteria restricting sale of certain photonic technologies overseas

At the bottom, there is a pink rectangular box with the text 'Make USA more competitive in photonics' in blue. The number '102' is in the bottom right corner.

Datacenter vs HPC perspective:




- Key observations
 - 10c per Gbps metric (distances up to 2km) maybe 1 solution fits all
 - Expectation that DC pricing fall in line with HPC (soon) ✓
 - 400G to 1.6T range for total data rates
 - HPC thinking about SM fiber in addition to MM fiber ✓
 - Move data rates from 25G to 50G; wavelengths from 4 to ~16
 - Packaging trending towards optics being close to signal sources
 - PIC technologies aiming for next generation super computer
 - Power constraints problematic but not seen to be extreme
 - Creating eco-system that allows performance to go from teraflops to exaflops
 - Create 400G/1T interfaces (100/200G parallel not attractive solution) ✓
 - Extend OOK to alternative modulation techniques (non-coherent), and increase use of DSP as complexity increases

Challenge in cost and performance

103

Silicon photonics perspective:




- Silicon photonics observations:
 - Focus on PIC interfacing with optics and chip
 - Focus on testing and evaluation ✓
 - Exploring single materials platform for all device types (going for best overall performance even if device is not best in class)
 - Looking at ubiquitous interfaces with electronics (more work required)
 - Aiming to achieve goals of 1pj/bit in optical links
 - Today Tx ~50pj/bit @10Gbps & Rx 250fj/bit @10Gbps
 - Aiming to communication >1Tbps between photonic chips
 - CMOS industry: leverage, leverage, leverage ✓ ✓
 - 300mm wafers, how to achieve economies of scale (volume) and serious attention when photonic throughput is 1% of CMOS capacity
 - Excite CMOS industry to design and package optics ✓
 - Need package innovation – high performance optics on a par with ICs

Leverage CMOS industry; test/evaluation; package

104

InP PIC perspectives:




- InP material system observations:
 - Extend performance to 4Tbyte devices using more complex modulation schemes (line side)
 - Push performance beyond 500Gbps (5x114Gbps) Tx PIC architecture
 - Find easier ways to package using ceramic CoC engines ✓
 - Maintain reliability levels in the <10Fit rates (down to 1Fit)
 - Drive cost reduction 5-10x in \$ per Gbps ✓
 - Explore ways to integrate driver/TIA functions in InP ✓
 - Create common platforms for testing and evaluation (similar to ICs)
 - Drive client-side DC solutions to 50Gbps
 - Create more cost effective CoC/OSAs for QSFP and smaller Tx/Rx boxes ✓
 - Challenge to improve packaging → look at 2.5D and 3D assembly with advanced Flip-chip and BGA approaches

Cost reduction, package, higher performance, smaller

105


System & fiber perspectives



- System (line-side)
 - Extend use of QPSK even though QAM being deployed in field
 - 16QAM is complex
 - Increase card performance from 100G to 500G with PIC if it helps reduce the overall equipment cost ✓
 - Promote CD ROADM (Colorless, Directionless, ROADM)
 - 80-100 wavelengths/fiber and 50GHz spacing with 32G symbol rates
- System (metro)
 - PIC preferred for many designs ✓ ✓ ✓
- Fiber cable:
 - Explore multicore fiber to increase capacity
 - Explore fiber-chip coupling issues
 - Explore ways to increase MM performance to 300m at 25G (1310nm with SM/MM launch)

Make the system more efficient

106



Glossary	
CFP	C (100G) Form-factor Pluggable
CFP2	C (100G) Form-factor Pluggable 2 (half size)
CFP4	C (100G) Form-factor Pluggable 4 (a quarter size)
CoC	Chip on Carrier
EAM	Electro-Absorption Modulator
ECOC	European Conference on Optical Communication
IE	Integrated Electronics
LDD	Laser Diode Driver
LR	Long Reach (10km)
LR4	Long Reach 4 (contrary to PSM4, LR4 uses WDM muxing)
MD	Modulator Driver
MMF	Multi Mode Fiber
Mod	Modulator
nR	Medium Reach (500m)
OEIC	Opto-Electronic Integrated Circuit
OFC	Optics Fiber Conference
PIC	Photonic Integrated Circuit
PSM4	Parallel Single Mode 4
QSFP	Quad Small Form-factor Pluggable
ROSA	Receive Optical Sub-Assembly
SMF	Single Mode Fiber
SR	Short Reach (100-300m)
SSC	Spot Size Converter
TIA	TransImpedance Amplifier
TOSA	Transmit Optical Sub-Assembly
TROSA	Combined TOSA and ROSA
WDM	Wavelength Division Multiplexing