



Radiation Test Results and 3D TCAD Simulations in UTBB FD-SOI 28nm

Philippe Roche, Gilles Gasiot,
Victor Malherbe, Dimitri Soussan

Contact: philippe.roche@st.com

STMicroelectronics

Central R&D, Crolles, France


- **Background on SER and FDSOI28**

- **Experimental radiation test results**
 - heavy ions
 - Multiple Cell Upsets
 - alpha particles and neutrons
 - SRAMs and microprocessors


- **3D TCAD simulations for key SEU parameters**
 - sensitive volume for charge collection
 - charge amplification with parasitic bipolar

- **Take-aways**


- Bit flips, latch-up, leakage currents



Alpha contaminants




Atmospheric neutrons




X-ray IC inspections

- Soft Error Rate now higher than all other reliability mechanisms

- constant evolution of SER/Mb
- SER/chip increase when left unmitigated









ST, Central CAD and Design Solutions, SER FDSOI28, P.Roche et al.





based on ITRS roadmap 2011


- **Radiation tolerance of IPs ensured with extensive simulations and irradiations**
 - radiation qualification part of TP certification
- **Highest robustness with ST patented rad-hard IPs**
 - rad-hard SRAMs, logic, PLL, IOs, triplication, dual clocks, ECC, space platform, ...

How is FDSOI changing the radiation paradigm?





Ultra Thin Body & BOX Fully Depleted SOI transistor



- **Shorter channel length**
 - 24nm technology

- **Better electrostatics**
 - faster operation
 - low voltage
 - reduced variability

- **Total dielectric isolation**
 - latch up immunity

- **Lower leakage current**
 - less sensitive to temperature



- **Moore's law continuation**



Radiation Test Results in FDSOI 28nm

Three qualification circuits tested



- SRAMs, Flip-flops, SPARCV8, ARM cores, ...
- more to come in 2015



Radiation		Radiation test facility
Atmospheric neutrons ($<800\text{MeV}$)	Sea-level	TRIUMF, Canada
Alpha particles (@ 0.001cph/cm^2)		STCrolles, France
Thermal neutrons ($<25\text{meV}$)		CEA, France
Muons		TRIUMF, Canada
Heavy ions ($\leq 80\text{MeV}/(\text{mg}/\text{cm}^2)$)	space	RADEF, Finland
Low energy protons ($<10\text{MeV}$)		RADEF, Finland
Gamma rays (10KeV)		UCL, Belgium

Three qualification circuits tested


- SRAMs, Flip-flops, SPARCV8, ARM cores, ...
- more to come in 2015



Radiation		Radiation test facility
Atmospheric neutrons ($<800\text{MeV}$)	Sea-level	TRIUMF, Canada
Alpha particles (@ 0.001cph/cm^2)		STCrolles, France
Thermal neutrons ($<25\text{meV}$)		CEA, France
Muons		TRIUMF, Canada
Heavy ions ($\leq 80\text{MeV}/(\text{mg}/\text{cm}^2)$)	space	RADEF, Finland
Low energy protons ($<10\text{MeV}$)		RADEF, Finland
Gamma rays (10KeV)		UCL, Belgium



▪ **Lowest heavy ion SEU cross-sections in FDSOI 28nm**

- 3 and 2 decades lower respectively than CMOS 65nm and 28nm (no SEGR/SEL)



Heavy-Ion Multiple Cell Upsets in SRAMs: Bulk vs FDSOI


- Same SRAM design 0.12μ2 at the 28nm node
 - Bulk with Deep N-Well against SEL
- Heavy Ion testing with ESA: <1% MCU³ with FDSOI28 versus MCU⁵⁹ in BULK28
 - RADEF test facility, Finland, ESA SCC 25100, Xenon, high-LET, fluences: 1.5e6 ions/cm² (SOI), 5e5 ions/cm² (BULK)



Alpha and Neutron Test Results on SRAMs in FDSOI28



Unmitigated n-SER < 10 FIT/Mb

- dynamic test algorithms
- 3 test patterns
- RT and 125°C
- 0.8V - 1.3V
- TRIUMF, Canada



Unmitigated α -SER << 1 FIT/Mb


- Typically ~0.1 FIT/Mb
- Am²⁴¹ and Th²³²



Radiation Test Results on SPARCV8 in FDSOI28



Radiation test setup for 32b SPARC

- 3 SPARCV8 processors
- 1 FPGA controls DUTs: boot, reset, collect execution reports
- CPU computes FFTs
- Test SW handles errors, scrubbing, timing, bad computation, crashes



CPUs tested with alphas @ Crolles and neutrons @ Vancouver

- Ref CPU with alphas < 0.01 FIT/chip
- Ref CPU with neutrons < 1FIT/chip
- Hardened CPU (ECC, rad-hard FFs...): fully immune





SER/SEL Performances in FDSOI28 for Terrestrial Applications

- **Very low neutron-SER SRAM <10 FIT/Mb**
 - 100x better than BULK counterpart
 - ECC/EDAC not systematically required

- **Single Event Latchup immunity**
 - tested with neutrons 125°C/1.3V



- **Alpha quasi-immunity <1 FIT/Mb**
 - no need for ultra-pure alpha packaging

- **Very small error clusters: 99% single bits**
 - Single Error Correction efficient
 - no need for bit scrambling as for BULK



■ Three qualification circuits already tested

- SRAMs, Flip-flops, SPARCV8, ARM cores, ...



Radiation	Experimental radiation test data	FDSOI28 SER gain w.r.t. BULK 28nm
Atmospheric neutrons (<800MeV)	Neutron-SER < 10FIT/Mb	100x
Alpha particles (@0.001cph/cm2)	Alpha-SER < 1 FIT/Mb	1000x
	RHBD microprocessor immunity	100x
	Ultra low alpha wafer counting	~
Thermal neutron (<25meV)	Thermal-SER < 2 FIT/Mb	20x
Muons	Peak error rate 10x lower than Bulk	>10x
Heavy ions (≤60MeV/(mg/cm ²))	Asymptotic error X-section=10 ⁻¹⁰ cm ² /bit	100x
Low energy protons (<10MeV)	Error cross-section < 10 ⁻¹⁴ cm ² /bit	1000x
Gamma rays (10KeV)	VTH shift <1mV/krad (till 100krad)	~

Sea-level

space






Key SEU Parameters

3D TCAD Simulations in FDSOI 28nm

- Very small volume for charge collection


- 160x/70x smaller Si film than PDSOI 130nm/65nm



Roche, IEDM'13

- Very low parasitic bipolar gain


- minimize the charge amplification inherent to every SOI technology
- thanks to full depletion




0.120µm² FD28 bit cell 3D TCAD structure

Ion strike on 0.120µm² cell – Current density at various instants

- Sensitive volume: limited to Si film, high field region




- Parasitic bipolar gain: $\beta = Q_{coll}/Q_{dep}$



ST, Central CAD and Test Solutions, SER FDSOI28, P.Rocher et al.


Body Biasing: voltage applied to the substrate/body

- when voltage is positive, called Forward Body Biasing
- much wider range of biasing in FDSOI compared to Bulk



FBB: Forward Back Biasing


- Reduces V_t



- Charge amplification slightly
- Speed

RBB: Reverse Back Biasing


- Increases V_t



- Charge amplification
- Power consumption

FDSOI enables optimum trade-off b/w rad tolerance, performances and power

- **FDSOI has changed the radiation paradigm**
- **Upset rates improved by 100× to 1000×**
 - against neutrons, alphas, heavy ions, protons, muons, thermals, low energy protons ...
 - due to both very small sensitive volume and very low bipolar gain
- **Enabling new classes of products: networking, automotive, IoT, medical...**



Thanks for your attention!



© Artechnique

STMicroelectronics, CMOS Headquarters, 200mm/300mm wafer fabs, Crolles, France



ST, Central CAD and Design Solutions, 900 Rue de l'Industrie, 38170, Crolles, France

Contact: philippe.roche@st.com