


Void Formation During Soldering

IEEE/CPMT Lunch Meeting
September 24, 2015

Watson Tseng
General Manager
SHENMAO America Inc
watson_tseng@shenmao.us


Overview




- Two Main Issues in Assembly
- Something About Voids
- Industrial Standards
- Factor Analysis for Void Formation
 - * Surface Finish
 - * Voids from PCB Design
 - * Voids from Component
 - * Voids from Solder Paste
 - * Voids from Process
- Voids in Bumping Process
- Conclusion

SHENMAO
Your Ultimate Choice for Solder


Two Main Issues in Assembly




1. HoP (Head-on-Pillow) and NWO (Non-Wetting Open)




2. Voids in solder joints (not only BGA)






SHENMAO
Your Ultimate Choice for Solder

Something about Voids




Types of Voids	Description
Macrovoids	Voids were formed as volatile ingredients of the fluxes within the solder paste, usually found everywhere in solder joint.
Planar Microvoids	Voids generated by anomalies in surface finish application process, generally located in one plane and found at the solder-to-land interface.
Shrinkage Voids	Caused by the solidification of SAC solders, formed as linear cracks with rough edges from the surface of the solder joints.
Micro-via Voids	Caused by microvias in lands.
Pinhole Voids	Voids generated by excursions in the copper plating process at board supplier.




1: Macrovoids
2: Planar Microvoids
3: Shrinkage Voids
4: Micro-Via Voids
5: IMC Microvoids
6: Pinhole Voids

R. Aspandiar, SMTA Northwest Chapter Meeting (2005)






SHENMAO
Your Ultimate Choice for Solder

Something about Voids




Kirkendall Voids


During thermal aging (including temp. cycling), **rapid diffusion** of one material into another could cause **crystal vacancies** to form in the bulk material, that then leads to risks for reliability failures of solder joints.

- ➔ Kirkendall voids were formed in the Cu_3Sn because the Sn and Cu atoms diffused.
- ➔ During high temperature storage, two IMCs Cu_6Sn_5 and Cu_3Sn continued to grow and a certain amount of solder matrix was **the different composition between the voids and neighbor IMCs**.


Luhua Xu et al. / Electronics Packaging Technology Conference, IEEE(2005)863-867
 Zequn Mei et al. / Electronic Components and Technology Conference, IEEE(2005)415-420






SHENMAO
Your Ultimate Choice for Solder


Something about Voids




Why don't we like void?






- ❖ Poor Heat Transfer Rate
- ❖ Poor Current Carrying Capability
- ❖ Long-term Reliability Concern
- ❖ Squeezed Short
- ❖ Bump Height Uniformity





SHENMAO
Your Ultimate Choice for Solder

Inspection methods of Voids


X-Ray

CT Scan

Cross-section

	2D/3D X-ray	CT Scan	Cross Section	
Resolution				Modern 2D/3D X-Ray inspection systems are powerful tools for finding defects in BGA, QFN and 3D packages.
Preparation time				
Analysis time				
Automation				
Void Location				
Accuracy				
Cost				

■ Best
■ Moderate
■ Worst


Your Ultimate Choice for Solder

Inspection methods of Voids

SMT System



Printer



Reflow oven

Wafer Bumping System



Wafer printer



Reflow oven




Dage 7600NT


X-ray inspection


Your Ultimate Choice for Solder

Industrial Standards for Voids




Component	Criteria	Standard
Solder Balls of BGA components (Pre-SMT)	< 15%	JESD 217
Surface Mount <u>Area Array</u> (Post-SMT)	< 25%	IPC-A-610
QFN, MOSFET, Components with Bottom Thermal Plane Terminations (Post-SMT)	No industrial standard but often target at < 25%	-




Your Ultimate Choice for Solder


Occurrence Rate of Voids




SHENMAO Customer Service Case Studies



Year	MOSFET (%)	QFN (%)	BGA (%)
2009	0	12	88
2010	0	20	80
2011	13	13	74
2012	30	25	45
2013	40	35	25
2014	30	50	20



Your Ultimate Choice for Solder



Surface Finish

Test Conditions

- Surface treatment: OSP / ENIG / ImAg / ImSn
- Printer: Panasonic SP18P-L
- Stencil thickness: 0.12 mm
- # of reflow zones: 12
- Atmosphere: air
- Heating profile: RSS
- Observation Apparatus: MSX2000 X-ray detector

RSS profile


0603 Chip

Pitch 0.4 mm QFP

Diameter 0.5 mm BGA


SHENMAO
Your Ultimate Choice for Solder





Surface Finish



Comparison of Different Surface Finish


QFP



OSP	ENIG
2.92%	0.83%
	
ImSn	ImAg
2.72%	1.20%
	


SHENMAO
Your Ultimate Choice for Solder





Surface Finish



Comparison of Different Surface Finish


0603 Chip



OSP	ENIG
5.58%	1.54%
	
ImSn	ImAg
5.16%	3.37%
	


SHENMAO
Your Ultimate Choice for Solder





Surface Finish



Comparison of Different Surface Finish


BGA




OSP	ENIG
6.38%	0.83%
	
ImSn	ImAg
5.44%	4.17%
	

SHENMAO
Your Ultimate Choice for Solder


Surface Finish




Mechanism of Voids from ImAg



Large amount of caves between ImAg surface and Cu pad




soldering




●: de-wetting point
→: driving force of solder
→: organic outgassing from flux

soldering




→: outgassing from H₂O, O₂ or chemicals residue



planar voids near the interface

SHENMAO
Your Ultimate Choice for Solder


Surface Finish



Key Factors of Voids from ImSn

Discoloration
Low tin thickness
Ionic / organic contamination


*Oxidation on ImSn surface
*Transform to IMC layer → Dewetting
*De-wetting




Sn
Cu₃Sn
Cu
Cu₆Sn₅
IMC is not good wetting with solder
De-wetting point

SHENMAO
Your Ultimate Choice for Solder

Surface Finish




Cracks from Planar Voids




SHENMAO
Your Ultimate Choice for Solder

Voids from PCB Design








Via Hole



Typical Microvia Void


- ❖ Poor filling from stencil printing
- ❖ Risk of residue from electroplating






SHENMAO
Your Ultimate Choice for Solder


Voids from Component



Contaminations




Traces of flying pin test



Elem...	Weight%	Atomic%
C K	28.51	49.28
O K	31.64	41.05
Na K	0.64	0.58
Mg K	0.59	0.50
Si K	1.62	1.20
S K	0.36	0.23
Cl K	0.97	0.57
Ca K	0.98	0.51
Ag L	0.81	0.16
Sb L	33.89	5.93
Totals	100.00	

A very large void in center of the BGA ball




gas expansion from the pin hole


“Balloon effect” to form large void

SHENMAO
Your Ultimate Choice for Solder



Voids from Component





Two voiding types can be found in MOS, LGA, or any component with larger soldering area

0. Ideal
 
1. Gas


The outer area of the paste will melt first and then block the inner gas to escape



2. Non-wetting

The minimal soldering with the component is caused by non-wetting.





Combination of 2 effects








Your Ultimate Choice for Solder


Voids from Component



Two types of voids can be found in MOS or LGA, larger soldering area


1. Gas
 

2. Non-wetting
 



Irregular Shape









Your Ultimate Choice for Solder

Voids from Component



Stencil Design


Take QFN for example

	Ground Pad: Four-grid		Ground Pad: Nine-grid		Ground Pad: Minus 20% Area
	<i>large void size</i>		<i>small void size</i>		<i>minimized void size</i>

Good: “Window paning” creates vents that results in smaller voids.
Bad: Vent channels resulted in additional “open” areas that reduced solder joint continuity. However, it can’t eliminate voids completely due to the surface finish wetting issues.

SHENMAO
Your Ultimate Choice for Solder

Voids from Solder Paste



Solder paste plays an important role in contribution of void.


- ❖ High volume of flux → High volume of gas generated
- ❖ Large surface area from solder powder
→ Rapid chemical reaction in reflow

Water soluble solder pastes tend to cause larger void than no-clean ones.

- ❖ Different chemical compound in flux
- ❖ Moisture absorption


SHENMAO
Your Ultimate Choice for Solder

Reflow Simulator




- ❖ Customized Reflow Profile
- ❖ Customized Atmosphere (Air/N₂)
- ❖ Monitors what is happening during reflow.
- ❖ Displays two images at the same time by connecting two sets of CCD cameras.
- ❖ Measures the warp caused by thermal stress

Camera 1 (top view)




BGA-1

Camera 2 (side view)




BGA-2

Reflow chamber




Bumping



SHENMAO
Your Ultimate Choice for Solder

Voids from Solder Paste

Mechanism of Void Formation in Reflow



Flux cleans oxide (gas 1) and activator (gas 2) and solvent (gas 3) to generate void

Gas may be trapped because of the surface tension of flux and solder

Flux clean tin oxide

Acid A

Acid B

Acid C Halide

Flux

SnO₂

MO

Substrate/PCB

Substrate/PCB

Substrate/PCB

Substrate/PCB

Void


Void

Void

Void


$MO + R-COOH \rightarrow (R-COO)M + H_2O(g)$
Flux cleans oxide (gas 1)

$R-COOH + R'OH \rightarrow R'-COOR + H_2O(g)$
Activator (gas 2)




SHENMAO
Your Ultimate Choice for Solder

Voids from Solder Paste



Powder Size Effect


Type 5
(15-25 μ m)




Substrate

Smaller Surface Area
Less Flux Reaction
Less Gas Generation

Ave. 0.19%
Max. 1.20%




Type 7
(2-12 μ m)



Substrate


Larger Surface Area
More Flux Reaction
More Gas Generation

Ave. 9.64%
Max. 13.20%



SHENMAO
Your Ultimate Choice for Solder

Voids from Solder Paste




Powder Oxidation Effect

Sample	Oxygen content
A	334 ppm
B	507 ppm

$SnO_x + RCOOH \rightarrow (RCOO)_ySn + H_2O(g)$


According to the reaction, the more oxidation on the surface, the more H_2O gas formation, resulting in higher voiding.

oxide




A

Ave. 0.92%
Max. 2.70%




oxide




B
Yellowish

Ave. 1.86%
Max. 4.90%



SHENMAO
Your Ultimate Choice for Solder

Voids from Process



Profile Consideration

Profile	Void in BGA
RTS	6.03%
RSS	2.52%


*Void Growth
RSS < RTS

*Flux outgases on heating.


*Long soaking helps to reduce voids
→ by Increasing outgassing before solder melts.

RSS profile is more suitable for larger components because a longer soaking time can achieve thermal uniformity. It also provides longer time for gas to escape.

RTS Profile




RSS Profile



Long soaking

SHENMAO
Your Ultimate Choice for Solder

Voids from Process




Atmosphere

*Void Growth
N₂ < Air


N₂ prevents powder from oxidation.
→ Reduces gas formation from flux reaction during reflow

In N₂ atmosphere, flux becomes more fluid (lower surface tension) so that the gas can escape easily.


Ave. 1.41%
Max. 3.00%




Ave. 1.27%
Max. 3.60%



Ave. 2.28%
Max. 5.70%



Ave. 2.26%
Max. 7.10%



SHENMAO
Your Ultimate Choice for Solder

Voids from Process

Vacuum Reflow

- ❖ **Gas evacuates from molten solder easily**
- ❖ Cycle time is 30-60 sec or longer (in-line reflow oven)
- ❖ Costs much more than conventional reflow oven
- ❖ Minor risk of splash of flux and solder ball
- ❖ Minor risk of small sized component shift

Fluxless Reflow (in Formic Acid Atmosphere)


- ❖ **No Flux ≈ No Gas Generation**
- ❖ Cycle time
- ❖ Limited cleaning and reduction ability
- ❖ Solder balls need to be fixed in (ball attach / bumping / pre-solder) process

Your Ultimate Choice for Solder

Voids in Bumping Process

Bumping Process

Your Ultimate Choice for Solder



Voids in Bumping Process

Solder Paste Design

Flux		Conventional	New Formula	
Rosin	20~50%	R1	R1	
Activator	0~10%	A1+A2	A1+A2+A3	activity in flux
Halide	0~5%	H1	H2	
Thixotropic	0~10%	T1	T2	thixotropic property
Solvent	10~25%	S1+S2	S2+S3	viscosity

In-house testing results (piece wafer)

Conventional				Ave. 3.04% Max. 7.40%
New Formula				Ave. 1.03% Max. 3.90%



SHENMAO
Your Ultimate Choice for Solder

Voids in Bumping Process

Solder Paste Design

In-Line Testing Results (Full Wafer)

Wafer Type		Dummy	Dummy
Paste		Conventional	New Formula
Dry Film Opening (μm)		150	150
FV bump void (%)	Sample Size	7500	7500
	> 30	1	0
	26-30	8	4
	21-25	31	10
	16-20	56	16
	11-15	113	9
	Amount Void	209	39
	Void Rate (%)	2.78	0.52
	Max Void Size	31%	30%





SHENMAO
Your Ultimate Choice for Solder


Voids in Bumping Process

Solder Paste Design

New Formula




Shear Strength




Shear strength of solder bump increased because of low voiding from new solder paste formula.

Shear strengths dropped after multiple reflow.



SHENMAO
Your Ultimate Choice for Solder

Conclusion




Design


1. Select a suitable surface finish.
2. Choose right solder powder size.
3. Avoid microvia.
4. Design stencil aperture properly for large ground pad.

Process


1. Control the quality of incoming component and PCB. **Low cost is not always the best!**
2. Discuss with solder paste manufacturer for best reflow profile. Or try different soldering paste.
3. Use Nitrogen reflow or Vacuum reflow if possible.



SHENMAO
Your Ultimate Choice for Solder



Thank you!



SHENMAO
Your Ultimate Choice for Solder