


Chips Face-up Panelization Approach For Fan-out Packaging

Oct. 15, 2015

- B. Rogers, D. Sanchez, C. Bishop, C. Sandstrom,
- C. Scanlan, T. Olson



REV A

Background on FOWLP



Fan-Out Wafer Level Packaging


- o Chips embedded in molded panel
- IOs fanned in and out over mold surface using polymer and RDL buildup layers

Benefits

- WLCSP-type packaging for chips with high IO count
- o Excellent electrical properties and performance
- o Smallest possible package form factor
- o No custom substrate required
- o Multi-chip and SIP applications

Challenges

Reliability, Yield, Cost



Conventional fan-out





Brunnbauer, M. et. al., "Embedded Wafer Level Ball Grid Array (eWLB),"

Electronics Packaging Technology Conference 8th Proceedings, Dec. 2006.

October 29, 2015

2

