

# FO-WLP: Drivers for a Disruptive Technology

E. Jan Vardaman, President and  
Founder

-  TRACK INNOVATION
-  IDENTIFY TRENDS
-  ANALYZE GROWTH
-  INFLUENCE DECISIONS

RELEVANT. ACCURATE. TIMELY

[www.techsearchinc.com](http://www.techsearchinc.com)

© 2016 TechSearch International, Inc.



## Outline

- **Industry trends**
- **WLP products and drivers**
  - Fan-in WLP
  - FO-WLP
- **FO-WLP Suppliers**
- **FO-WLP Variations**
- **Conclusions**

[www.techsearchinc.com](http://www.techsearchinc.com)

© 2016 TechSearch International, Inc.



## Industry Trends 2016: A Few Observations....

- **Industry is in an unprecedented “era of change” as our industry matures**
  - Trend in mergers and acquisitions will continue this year
  - This year will be a “strange” year
- **PC industry unit volumes remain flat**
- **Despite IoT “hype” mobile devices such as smartphones still driving unit volumes in semiconductor industry**
- **Thin products are driving thin package solutions**
  - Must meet steep ramp with high volume
- **Trend in WLP use for mobile products such as smartphones continues**
  - Conventional WLP
  - FO-WLP
- **Growth in the use of flip chip packages continues, with quest for lower cost solutions**
- **Wire bond still workhorse of industry, but higher growth rates in FC and WLP**
- **Moore’s Law proving more difficult to maintain**
  - Next technology nodes become more expensive
  - Rely on semiconductor packaging to achieve lower system cost
  - Driving multi-die and system-in-package (SiP) solutions
- **The road ahead requires new developments to lower packaging cost**
  - Adoption of new technologies to achieve cost/performance trade-off


www.techsearchinc.com

© 2016 TechSearch International, Inc.



## Drivers for WLP

- **Major applications for WLP.....**
  - Smartphones (highest volume application)
  - Digital cameras and camcorders
  - Laptops and tablets
  - Medical
  - Automotive
  - Wearable electronics such as watch
- **WLP meets system packaging needs**
  - Small form factor
  - Need for low profile packages
  - Lower cost (less material)
- **Form Factor is key**
  - Low profile
  - Limited space on PCB



Source: TPSS.

www.techsearchinc.com

© 2016 TechSearch International, Inc.



## It's Not Just iPhones with Lots of WLPs.....

- **Samsung smartphones with WLPs**
  - 6 years ago, no WLPs
  - Galaxy 6S has 13 WLPs on main board
- **Japanese domestic smartphones**
  - Sony Xperia Z4 has 13 WLPs
  - Sharp Aquos Zeta has 13 WLPs
- **China handset makers increasingly using WLPs**
  - Huawei Asend G620S has 4 WLPs
  - ZTE Goophone has 3 WLPs
  - Even low-end OPPO Joy has one....
- **On average 5 to 7 WLPs per smartphone and the numbers continue to increase.....**



www.techsearchinc.com

© 2016 TechSearch International, Inc.



## Conventional WLP Applications

- **Conventional WLPs for many device types (analog, digital, sensor, discrete)**
  - Power management IC (PMIC)
  - Audio CODEC
  - RF
  - IPD, ESD protection, filter
  - LED driver
  - Electronic compass
  - Controller
  - MOSFET
  - CMOS image sensors
  - Ambient light sensors
  - EEPROM
- **CAGR of almost 9% from 2014 to 2019**
- **Conventional WLPs trends**
  - Highest I/O count 309 (Fujitsu power management IC)
  - Largest body size in HVM Qualcomm PMIC 6.5 mm x 6.5 mm x 0.71 mm, 0.4mm pitch
  - Increasing number of 0.4mm pitch parts, some 0.35mm pitch
  - Fine pitch parts need high-density PCB to route signals



Source: ASE.

www.techsearchinc.com

© 2016 TechSearch International, Inc.



## FO-WLP: The Rabbit We Are All Chasing




www.techsearchinc.com



© 2016 TechSearch International, Inc.



## Infineon eWLB Technology



Package 8 mm x 8 mm



**Chip:** Daisy Chain Test Vehicle  
Size: 5 mm x 5 mm  
Thickness 450  $\mu$ m

**Package:** Size: 8 mm x 8 mm  
Balls: 300  $\mu$ m dia.  
196 I/Os  
0.5mm pitch

Source: Infineon.


www.techsearchinc.com

© 2016 TechSearch International, Inc.






## Fan-In and Fan-Out WLP Compared

Conventional WLP (Fan-In)



Fan-Out WLP (package footprint larger than die)



Source: STATS ChipPAC


www.techsearchinc.com

© 2016 TechSearch International, Inc.



## Drivers for FO-WLP

- **Smaller form factor, lower profile package: similar to conventional WLP in profile (can be  $\leq 0.4$  mm)**
- **Thinner than flip chip package (no substrate)**
  - Can enable a low-profile PoP solution as large as 15mm x 15mm body
- **Support increased I/O density**
  - Fine L/S (10/10 $\mu$ m)
  - Roadmaps for <math><5/5\mu\text{m}</math> L/S, future 2/2 $\mu$ m L/S
- **Allows use of WLP with advanced semiconductor technology nodes with die shrinks**
  - With increased I/O and smaller die can't "fan-in" using conventional WLP
  - Smaller diameter balls and ball pitch  $\leq 0.3$ mm board level reliability issues (Qualcomm studies)
- **Split die package or multi-die package/SiP**
  - Multiple die in package possible
  - Die fabricated from different technology nodes can be assembled in a single package
  - Can integrate passives
- **Excellent electrical and thermal performance**
- **Excellent high temperature warpage performance**



Source: STATS ChipPAC.


www.techsearchinc.com

© 2016 TechSearch International, Inc.




## Multi-Die/SiP FO-WLP Solution


- 2 Layer-RDL Interconnection
- 2 Active Die + 10 Passives 0201 SMD




After Thin Film Processing,  
Solder Ball Attach and Singulation



After Molding



After Pick & Place



Source: NANIUM

www.techsearchinc.com


© 2016 TechSearch International, Inc.



## Applications for FO-WLP

- Baseband processors (in production many years)
- RF transceivers
- Power management integrated circuits (PMIC)
- Connectivity
- Radar module for automotive
- Near field communication (NFC)
- Audio CODEC
- Security devices
- Microcontrollers
- Memory
- NAND memory controllers
- RF-MEMS
- Application processors (future)

NXP Radar Module




Source: NXP.

Intel Wireless Division  
LTE analog baseband  
5.32 x 5.04 x 0.7mm eWLB  
127 balls, 0.4mm pitch



Source: TPSS.

Marvell PMIC & Audio CODEC



Source: Nanium.

www.techsearchinc.com


© 2016 TechSearch International, Inc.




## Application Processor Packaging Trends

- **Thinner package and smaller footprint**
  - Today 1.0mm height requirement
  - Future  $\leq 0.8$  mm
- **3D IC with TSV provides the ultimate in package height reduction, but continues to be pushed out**
- **Silicon interposers too expensive for many mobile products**
- **PoP in high-end smartphones**
  - Option 1: Continue with FC on thin substrate
  - Option 2: Embedded AP in bottom laminate substrate
  - Option 3: Fan-out WLP with application processor as bottom package
  - Option 4: Some new format (SWIFT, NTL, etc.)
- **FO-WLP AP in bottom PoP**
  - Low profile
  - High routing density
  - System integration with competitive cost

Today's PoP (1.0mm)



FO-WLP as Bottom PoP (<0.8mm)



www.techsearchinc.com

© 2016 TechSearch International, Inc.



## Potential RF, PMIC, and AP, Migration to FO-WLP

**A-CPU PoP-1155**  
Apple/TSMC  
APQL-

**Modem FCBGA-333**  
Qualcomm  
MDM9625M

**RFIC WLP-164**  
Qualcomm  
WTR1625L

**RFIC WLP-66**  
Qualcomm  
WFR1620

**Audio codec WLP-42**  
Cirrus 338S1201

**WIFI/BT/FM FLGA-58**  
Murata 343S0694

**M8 Co-pro. WLP-40**  
NXP  
LPC18B1UK

**PMIC WLP-94**  
Qualcomm \*  
PM8019

**PMIC FCBGA-267**  
Dialog 338S1251

**PMIC WLP-28**  
Qualcomm  
QFE1100


Source: TPSS.

www.techsearchinc.com

© 2016 TechSearch International, Inc.



## FO-WLP Projections



Source: TechSearch International, Inc.

- Early products included baseband processor (Infineon Wireless Division)
- Device types include RF such as Bluetooth, NFC, GPS, PMIC, automotive radar, connectivity modules, future application processors from TSMC and others
- Many multi-die products in future
- Projecting a CAGR of 87% in unit shipments from 2015 to 2020


www.techsearchinc.com

© 2016 TechSearch International, Inc.



## Why is FO-WLP A Disruptive Technology?

- **No substrate**
  - Thin-film metallization used for substrate (can go below 5 $\mu$ m L/S)
  - No traditional laminate substrate
  - No underfill
  - Most application processors had been using laminate substrate with flip chip bump interconnect
  - Removes substrate supplier as design partner
- **Infrastructure changes**
  - All packaging can take place at the foundry
  - Assembly can also take place at OSAT but uses a non-traditional OSAT assembly line
  - Requires IC/package co-design



Source: Nanium.

www.techsearchinc.com

© 2016 TechSearch International, Inc.





## FO-WLP Suppliers Status

- Amkor Technology redeploying FO-WLP with new 300mm line (eWLB) in K4
- ADL Engineering 200mm pilot line in Taiwan
- ASE license for Infineon's eWLB with 300mm in Taiwan, also offers "chip last" panel version
- Deca Technologies (300mm "panel" format)
- NANIUM (300mm wafer) license for Infineon's eWLB
- NEPES (300mm line in Korea)
- PowerTech Technology (300mm line future, R&D on panel)
- SPIL (300mm wafer)
- STS Semiconductor and Telecommunications (300mm production line in qualification)
- STATS ChipPAC (300mm wafer) purchased by JCET, license for Infineon's eWLB
- Samsung (internal production expected)
- TSMC (300mm wafer InFO process)
- All China OSATs will offer versions in future
- **YOUR NAME HERE**


www.techsearchinc.com


© 2016 TechSearch International, Inc.





## Infineon/IMC eWLB Process Flow


- 1** Lamination of double sided adhesive foil to a mold carrier


- 2** Pick & Place of (FE-good tested) chips onto the mold carrier


- 3** Compression Molding of Reconstituted Wafer


- 4** De-bonding of molded wafer from carrier


- 5** Application of dielectric, structuring and curing




www.techsearchinc.com

© 2016 TechSearch International, Inc.

Source: Infineon/IMC


## Infinion/IMC eWLB Process Flow (Con.)

- 6** Application of Seed Layer; Application of Plating resist and structuring




---

- 7** Application of thick copper redistribution, removal of plating resist and seed layer




---

- 8** Application of solder stop, structuring of landing pad for solder ball



---

- 9** Soldering of preformed ball onto landing pad (UBM) of RDL Separation




www.techsearchinc.com


© 2016 TechSearch International, Inc.

Source: Infineon/IMC  
**TechSearch**  
 INTERNATIONAL


## RCP Process Flow



Die place onto carrier tape face down prior to encapsulation.



Mold frame removed, panel separated from carrier, ready to de-tape





Panel cross-section after build up process and bump applied

www.techsearchinc.com

© 2016 TechSearch International, Inc.


Source: NEPES.

**TechSearch**  
 INTERNATIONAL




## Amkor's SWIFT™


- **Target Markets**
  - Mobile, Networking
  - BB, AP, Logic + Memory, Deconstructed SoC
- **Utilizes Existing Bump and Assembly Capability**
  - Polymer based
  - Flexible
    - Multi-die and large die capability
    - Large package body capability
  - Advanced die integration
    - Stepper capability down to 2um line/space
    - Die shift / orthogonal rotation elimination
    - Down to 30um in-line copper pillar pitch
  - 3D capability
    - Package stack capability using Cu pillars or TMV




SWIFT™ Single Die Overmold




SWIFT™ 2 Die Overmold



SWIFT™ 2 Die Exposed




SWIFT™ 2 Die TMV PoP Overmold



SWIFT™ 2 Die Fan-in PoP

www.techsearchinc.com





© 2016 TechSearch International, Inc.



## Fan Out Chip Last Panel vs Wafer Utilization

Panel Size: 510x410 mm (209, 100mm<sup>2</sup>) X 2  
 Strip Size: 240x76.2 mm (X2L)  
 Strip Array: 34x13 => 442 ea

Wafer size : 300mm(70,686mm<sup>2</sup>)

6:1 Area


INFLUENCE DECISIONS

Source: ASE.


RELEVANT, ACCURATE, TIMELY

www.techsearchinc.com

© 2015 TechSearch International, Inc.





## ASE's Chip's Last Package



Source: ASE.

- **Uses low-cost coreless substrate**
  - Fine pitch capable (15 L/S today, 12 $\mu$ m L/S development)
  - Manufactured in double panel format
  - Assembled in strip format
  - Multi-die and passives possible
  - Can be bottom PoP
- **Thin package (<375  $\mu$ m)**
- **High current and thermal handling capabilities**
  - Due to thicker Cu (15-20  $\mu$ m)
- **Uses existing FC infrastructure**
  - Flip chip with Cu pillar mounted on coreless substrate
  - Mass reflow and molded underfill




www.techsearchinc.com

© 2016 TechSearch International, Inc.



## Molded Interconnect Substrate: Poor Man's FO-WLP



Source: JCET.

- **Leadframe-based technology**
- **MIS-BGA offered by JCET (owns APS), SPIL, Carsem**
- **MediaTek in production for several years with MIS-BGA**
- **Versions offered by other OSATs called routable QFN**

www.techsearchinc.com

© 2016 TechSearch International, Inc.



## MIS Process Flow

- Providing a carrier
- Forming a trace layer
- Forming a via layer
- Forming a dielectric layer over the trace and via layer
- Removing part of the dielectric layer to expose the via layer
- Removing the carrier to expose the trace layer

Source: APS.

- Leadframe supplied by leadframe maker using special process
- Limited number of leadframe suppliers capable of supplying

www.techsearchinc.com © 2016 TechSearch International, Inc.

## Embedded Active Package Solutions

- ASE Embedded Electronics (new JV company with TDK)
- AT&S
- DNP
- General Electric
- Infineon
- Microsemi
- Schweizer
- Shinko Electric
- Taiyo Yuden
- TDK
- Texas Instruments
- Unimicron

Source: Chipworks

Source: TDK.

Source: TI.

www.techsearchinc.com © 2016 TechSearch International, Inc.

## Conclusions

- **Mobile products require low profile packages that meet performance needs**
  - Fan-in WLP
  - FO-WLP
- **Shrinking technology nodes => shrinking die => less area for I/O (if pitch does not shrink )**
  - Drives migration from Fan-In to Fan-Out WLP
- **Single and multi-die packages with FO-WLP**
- **FO-WLP is a disruptive technology**
  - Introduction with have impact similar to Intel's introduction of Cu pillar bump
- **Demand for low-cost packaging solutions drives adoption of new package designs and formats**
  - New chip last packages?
  - MIS on modified leadframe?
  - Panel-level processing?
- **In the year of the Monkey, one must be swift and agile.....**

www.techsearchinc.com

© 2016 TechSearch International, Inc.



# Thank you!

TechSearch International, Inc.  
 4801 Spicewood Springs Road, Suite 150  
 Austin, Texas 78759 USA  
 +1.512.372.8887  
 tsi@techsearchinc.com

RELEVANT. ACCURATE. TIMELY

www.techsearchinc.com

© 2015 TechSearch International, Inc.

