



Outline

- Evolution of Internet
- The Promise of Internet of Everything (IoE)
- Technology Challenges and Potential Solutions
 - System Requirements and Key Drivers
 - Component Technology Innovation
 - Emerging IC Packaging Technology Platforms
- Summary



IEEE CPMT Chapter Lunch Meeting, March 24, 2016

© 2014 Cisco and/or its affiliates. All rights reserved. Cisco Public 2

Evolution of Internet / The Promise of Internet of Everything (IoE)




IEEE CPMT Chapter Lunch Meeting, March 24, 2016

© 2014 Cisco and/or its affiliates. All rights reserved. Cisco Public



3

Moore's Law & Internet: A Historical Perspective




© 2014 Cisco and/or its affiliates. All rights reserved. Cisco Public

4



Metcalfe's Law – The Magic of Interconnections

**The Systemic Value of Compatibly
Communicating Devices Grows as the
Square of Their Number:**




Bob Metcalfe

IEEE CPMT Chapter Lunch Meeting, March 24, 2016

© 2014 Cisco and/or its affiliates. All rights reserved. Cisco Public

7

Evolution of Internet – Business Perspective



IEEE CPMT Chapter Lunch Meeting, March 24, 2016

© 2014 Cisco and/or its affiliates. All rights reserved. Cisco Public

8




Technology Challenges – System Requirements and Key Drivers



IEEE CPMT Chapter Lunch Meeting, March 24, 2016

© 2014 Cisco and/or its affiliates. All rights reserved. Cisco Public

10




Will silicon technology node scaling get us to the promise of Internet of Everything (IoE)?



Technology Node Scaling

Cost per transistor may start to rise



Recently announced **7nm** test chip
produced by IBM Research Alliance



Source: IBM, Broadcom

IEEE CPMT Chapter Lunch Meeting, March 24, 2016

However, economics will likely be
the key challenges to continued
technology node scaling.



Potential Solutions:

- *Component Technology Innovation*
- *Emerging IC Packaging Technology Platforms*




IEEE CPMT Chapter Lunch Meeting, March 24, 2016

© 2014 Cisco and/or its affiliates. All rights reserved. Cisco Public



Emerging Memory (EM) Technologies


Floating Gate 3D NAND (March 2015)



- 3X high capacity than existing NAND technologies
- Enables >10TB in a standard 2.5" SSD
- Scaling for the next decade



3D XPoint NVM (July 2015)



- 1st new memory technology in 25+ years
- 1000X faster than NAND
- 1000X endurance of NAND
- 10X denser than conventional memory

IEEE CPMT Chapter Lunch Meeting, March 24, 2016


© 2014, Cisco and/or its affiliates. All rights reserved. Cisco Public

Source: Micron

17

Future Memory Technologies


Spin Torque Memory



- Potential long-term DRAM replacement
- Early application as a high-speed cache
- Based on electron spin at atomic level



Resistive Memory




- Flash replacement beyond 10nm
- NVM
- High-speed, low power, CMOS compatible

© 2014, Cisco and/or its affiliates. All rights reserved. Cisco Public

Source: Micron, IMEC

18



In-Package Memory *integrating* with CPU

High Bandwidth Memory (HBM)

- High BW
- Saving on energy/bit vs GDDR5
- In-Package integration with CPU
- JEDEC standard

Source: SK Hynix, AMD



Hybrid Memory Cube (HMC)

- High BW
- Saving on energy/bit vs DDR3
- Easy of System Integration
- High-speed serial I/O

Source: Micron, Juniper

20

IEEE CPMT Chapter Lunch Meeting, March 24, 2016



Emerging Packaging Tech Platform



	FC-MCP	Si Interposer	Embedded Si Interposer	Organic Interposer	3D IC
Dielectric Properties	Good	Lossy	Lossy	Good	Lossy
Feature Dimensions	Down to ~10um L/S	BEOL interconnects	BEOL interconnects	Down to ~5um L/S	BEOL interconnects
CTE Mismatch	Mod. High	Excellent	Mod. High	Mod. High	Excellent
Cost	Moderate	Moderate	TBD	Moderate	High
Availability / Supply Chain	Available	Available	Development	Development	Development




From Substrate Based to Wafer Level System Integration

IEEE CPMT Chapter Lunch Meeting, March 24, 2016

23

2.5D / 3D IC Landscape



- FPGA (28nm TSMC)
- Logic + Logic Partition
- TSMC CoWoS (2.5D)
- 3D Stacked DRAM
- HMC (Serial I/O, Micron)
- HBM (Wide-I/O, JEDEC)
- 3DS DDR4 (128GB DIMM)
- GPU + HBM Integration
- HBM and HMC Qualification
- Network Applications
- GPU + HBM Production
- CPU + HBM Production
- NPU + HBM Production
- Heterogeneous Integration



IEEE CPMT Chapter Lunch Meeting, March 24, 2016

© 2014 Cisco and/or its affiliates. All rights reserved. Cisco Public

24

Summary

- Realization of the promise of Internet of Everything relies on next generations of computing, networking and storage systems.
- Silicon performance advancement alone may not get us there as (2D) technology node scaling is becoming more costly.
- New computing architectures, emerging memory components through 3D /volume scaling and 3D IC packaging technologies will be key in future system enablement.



IEEE CPMT Chapter Lunch Meeting, March 24, 2016

© 2014 Cisco and/or its affiliates. All rights reserved. Cisco Public 25