

# IEEE/CMPT Society Lecture in the Santa Clara Valley

## Recent Advances and New Trends in Semiconductor Packaging

by

John H Lau  
[John.lau@asmpt.com](mailto:John.lau@asmpt.com)  
TI Auditorium, April 12, 2016

1

## PURPOSES

To present the recent advances and new trends  
in the following semiconductor packaging  
technologies:

- Fan-Out Wafer/Panel-Level Packaging
- 3D IC Integration with TSVs
- 2.5D IC Integration/TSV-less Interposers


2

## Fan-Out Wafer/Panel-Level Packaging

- (1) PATENTS IMPACTING THE SEMICONDUCTOR PACKAGING
- (2) FAN-OUT WAFER/PANEL-LEVEL PACKAGING FORMATIONS
  - (A) Chip-First (Die-Down)
  - (B) Chip-First (Die-Up)
  - (C) Chip-Last (RDL-First)
- (3) RDL FABRICATIONS
  - (A) Polymer Method
  - (B) PCB/LDI Method
  - (C) Cu Damascene Method
- (4) TSMC InFO-WLP and InFO-PoP vs. Samsung ePoP
- (5) WAFER vs. PANEL CARRIER
- (6) NOTES ON DIRECTRIC AND EPOXY MOLD COMPOUND
- (7) SEMICONDUCTOR and PACKAGING FOR IoTs (SiP)
- (8) WAFER-LEVEL SYSTEM-in-PACKAGE (WLSiP)
- (9) PACKAGE-FREE LED (EMBEDDED LED CSP)
- (10) SUMMARY

3

## Typical PCB Assemblies in Electronic Products



Lau, ECTC-PDC-2005

# Patents Impacting the Semiconductor Packaging

(Even there are many important patents such as flip chip and TSV, however I think the following 4 impact the semiconductor packaging the most.)

- Lead-Frame
- Organic Substrate with Solder Balls
- Fan-In Wafer Level Packaging
- Fan-Out Wafer Level Packaging

5

## United States Patent Office

3,436,810

Patented Apr. 8, 1969

1

3,436,810

### METHOD OF PACKAGING INTEGRATED CIRCUITS

John Edward Kauffman, Beth Ayres, Pa., assignor to The Jade Corporation, Beth Ayres, Pa., a corporation of Pennsylvania

Filed July 17, 1967, Ser. No. 653,890

Int. Cl. H01H 1/14, 7/00; B23p 25/00

U.S. Cl. 29—577

7 Claims


2

FIGURE 9 is a partial top plan view on an enlarged scale showing an integrated circuit wafer welded to the terminal ends of the leads.


FIGURE 10 is a sectional view taken along the line 10—10 in FIGURE 9.

FIGURE 11 is a perspective view of a lead frame wherein the wafer of FIGURE 10 and the terminal ends of the leads have been encased within a carrier.

FIGURE 12 is a perspective view of the semi-conductor



The first lead-frame patent!




6

Lau, CSR, 19(6), 2015

# Chip Circuitry Fan-Out by Lead-Frame

Chip Circuitry is Fanned-Out by Lead-Frame to PCB.



Lau, CSR, 19(6), 2015



US005216278A

## United States Patent [19]

Lin et al.

[11] Patent Number: 5,216,278

[45] Date of Patent: Jun. 1, 1993

### [54] SEMICONDUCTOR DEVICE HAVING A PAD ARRAY CARRIER PACKAGE

[75] Inventors: Paul T. Lin; Michael B. McShane; Howard P. Wilson, all of Austin, Tex.

[73] Assignee: Motorola, Inc., Schaumburg, Ill.

[21] Appl. No.: 841,765

[22] Filed: Mar. 2, 1992

### Related U.S. Application Data

[63] Continuation of Ser. No. 622,059, Dec. 4, 1990.

[51] Int. Cl.<sup>5</sup> ..... H01L 23/48; H01L 29/44; H01L 29/52; H01L 29/60

[52] U.S. Cl. .... 257/688; 257/673; 257/675; 257/734; 257/737; 257/773; 257/774; 174/52.4

[58] Field of Search ..... 357/68, 74, 70, 65, 357/71, 80; 174/52.4



Solder Bumped Pad Array Carriers", Proceedings of the Intern'l Engineering Packaging Soc., pp. 264-274, Anaheim, Calif., Sep. 1988.  
E. Stephans, "Pinless Module Connector", IBM Tech. Disc. Bull. 20, (10), Mar. 1978.

Primary Examiner—Andrew J. James  
Assistant Examiner—Carl Whitehead, Jr.  
Attorney, Agent, or Firm—Jasper W. Dockrey

[57]

### ABSTRACT

A semiconductor device (10) having first and second wiring layers (30, 33) on opposite surfaces of a carrier substrate (12) interconnected through vias (32) formed in the carrier substrate (12) electrically coupling an electronic component (18) to a mounting substrate through compliant solder balls (26) displaced away from vias (32), the semiconductor device (10) characterized by a standard size carrier substrate (12) having high




Lead-Frame is replaced by package substrate and solder balls to fan-out the chip circuitry to PCB.


Lau, CSR, 19(6), 2015

## The circuitry of Chip is Fan-Out Through Substrate and Solder Balls

1993, AMKOR led OSATs to license this technology from Motorola.



BGA (ball grid array) era began!



Chip: 4 to 625mm<sup>2</sup>

Solder ball: ranging from 10s to 1000s

Pitch: ranging from 0.5, 0.65, 0.8, 1, to 1.27mm

PBGA package size: range from 10mmx10mm, to as large as 55mmx55mm

Lau, CSR, 19(6), 2015



US006287893B1

(12) **United States Patent**  
Elenius et al.

(10) Patent No.: **US 6,287,893 B1**  
(45) Date of Patent: **Sep. 11, 2001**

(54) **METHOD FOR FORMING CHIP SCALE PACKAGE**

(75) Inventors: **Peter Elenius; Harry Hollack**, both of Scottsdale, AZ (US)

(73) Assignee: **Flip Chip Technologies, L.L.C.**, Phoenix, AZ (US)

(\*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

(21) Appl. No.: **09/114,204**

(22) Filed: **Jul. 13, 1998**


5,777,391 \* 7/1998 Nakamura ..... 257/778  
5,814,894 9/1998 Igarashi et al. .... 257/787

#### FOREIGN PATENT DOCUMENTS

0 655 779 A1 5/1994 (EP).

#### OTHER PUBLICATIONS

Chanchani, et al., "A New mini Ball Grid Array (mBGA) Multichip Module Technology", The International Journal of Microcircuits and Electronic Packaging, vol. 18, No. 3, 1995, pp. 185-192.  
P. Marcoux, "A Minimal Packaging Solution For Known Good Die And Direct Chip Attachment", SMI Conf., San Jose, California, Aug. 1994, pp. 19-26.  
A. Badihi, et al., "Shellcase—A True Miniature Integrated Circuit Package", Proc. Intl. FC, BGA, AP Symp., San Jose,



**Fan-in WLP (WLCSP) to eliminate package substrate and underfill.**

Lau, CSR, 19(6), 2015

## Wafer-Level Chip Size Packages (WLCSP)


In the past 15 years, WLCSP has been used mainly for low pin-counts ( $\leq 200$ ) with pitch ranges from 0.5, 0.4, 0.35, and 0.3mm, small die size ( $\leq 6\text{mm} \times 6\text{mm}$ ), low-cost, low-end, low-profile, and high-volume applications.

Semiconductor ICs such as the electrostatic discharge / electromagnetic interference protection, radio frequency (RF) filtering, power management, power amplifiers, surface acoustic wave / bulk acoustic wave filters, DC/DC converters, light-emitting diodes, battery and display driver, audio/video codecs and amplifiers, logic gates, electrically erasable programmable read-only memory (EEPROM), microcontrollers, Bluetooth + frequency modulation (FM) + Wi-Fi combos, global positioning system (GPS), baseband, and radio frequency transceivers have been packaged with various WLCSPs for various electronic products such as cell-phones, smartphones and tablets, and wearables.

For internet of things (IoT), the CMOS image sensors and MEMS sensors will also be packaged with WLCSPs.

**2001, AMKOR led OSATs and Foundries to license this technology from Flip Chip Technologies.**

**WLP (wafer-level packaging)  
era began!**



11

**Lau, CSR, 19(6), 2015**



(12) **United States Patent**  
**Hedler et al.**

(10) Patent No.: US 6,727,576 B2  
(45) Date of Patent: Apr. 27, 2004

(54) TRANSFER WAFER LEVEL PACKAGING

(56) **References Cited**

(75) Inventors: **Harry Hedler**, Germering (DE);  
**Thorsten Meyer**, Erlangen (DE);  
**Barbara Vasquez**, Munich (DE)

U.S. PATENT DOCUMENTS

6.537.848 B2 \* 3/2003 Camenforte et al. .... 438/106

(73) Assignee: **Infineon Technologies AG, Munich (DE)**

\* cited by examiner

(\*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

Primary Examiner—David Nelms  
Assistant Examiner—Mai-Huong Tran  
(74) Attorney, Agent, or Firm—Fish & Richardson


(57) **ABSTRACT**

(21) Appl. No.: 10/044,000

A semiconductor structure and a method for forming the semiconductor structure, including a semiconductor chip and a conductive layer disposed over a portion of the chip.

(22) Filed: Oct. 31, 2001

\_\_\_\_\_




Lau, CSR, 19(6), 2015

RDLs to fan-out the circuitry beyond the chip edges without using a lead-frame or substrate.



## Advantages of Fan-Out Wafer/Panel Level Packaging over FCPBGA




- (1) lower cost
- (2) lower profile
- (3) eliminating the substrate
- (4) eliminating the wafer bumping
- (5) eliminating the flip chip reflow
- (6) eliminating the flux cleaning
- (7) eliminating the underfill
- (8) better electrical performance
- (9) better thermal performance
- (10) easier to go for system-in-package (SiP) and 3D IC packaging

15

Lau, CSR, 19(6), 2015

## Advantages of Fan-Out Wafer/Panel Level Packaging over Fan-In Wafer Level Packaging



- (1) the use of known good die (KGD)
- (2) better wafer-level yield
- (3) using the best of silicon
- (4) multichip
- (5) embedded integrated passive devices
- (6) more than one RDL
- (7) higher pin counts (or die shrink)
- (8) better thermal performance
- (9) easier to go for SiP and 3D IC packaging
- (10) higher PCB level reliability.

16

Lau, CSR, 19(6), 2015

# Chip-First (Die-Up)


# Chip-First (Die-Down)

Most of the fan-out wafer/panel-level packages in manufacturing today use either one of these formations for portable, mobile, and wearable products.

The reconfigured carrier is neither  
**wafer** or **panel**!


<sup>17</sup>  
Lau, et al., CSR 20(3), 2016

## FOW/PLP Formation: Chip-First (Die-Down)



<sup>18</sup>  
Lau, et al., CSR 20(3), 2016

## Process to Fabricate Wafer RDLs and Solder Balls



## TSMC's InFO (Integrated Fan-Out) WLP for Apple's A10 Application Processor Chip-Frist (Die-Up)

**US 9,000,584 B2 (Publication Date: April 7, 2015)**  
**PACKAGED SEMICONDUCTOR DEVICE WITH A MOLDING COMPOUND AND A**  
**METHOD OF FORMING THE SAME**

Jing-Cheng Lin, Hsinchu County (TW); Jui-Pin Hung, Hsinchu (TW); Nai-Wei Liu, Fengshan (TW); Yi-Chao Mao, Zhongli (TW); Wan-Ting Shih, Touwu Township (TW); and Tsan-Hua Tung, Hsinchu (TW)  
Assigned to Taiwan Semiconductor Manufacturing Company, Ltd., (TW)






FIG. 11 also shows a more detailed view of the die **104** and the wiring layer **108**, in accordance with some embodiments. The view of the die **104** and wiring layer **108** are exemplary; alternatively, the die **104** and wiring layer **108** may comprise other configurations, layouts and/or designs. In the embodiment shown, the die **104** includes a substrate **124** comprising silicon or other semiconductive materials. Insulating layers **126 a** and **126 b** may comprise passivation layers disposed on the substrate **124**. Contact pads **128** of the die **104** may be formed over conductive features of the substrate such as metal pads **127**, plugs, vias, or conductive lines to make electrical contact with electrical components of the substrate **124**, which are not shown.

21  
Lau, CSR, 19(6), 2015




## Forecast Fan-Out Wafer-Level Packaging (FOWLP) Revenues (\$M)



23


## Key Components in iPhone 6 Plus




Lau, CSR, 19(6), 2015

## TSMC's InFO\_PoP


Conventional PoP for  
Application Processor (AP)  
chipset



TSMC's PoP for  
Application Processor (AP)  
chipset



Eliminated wafer bumping, solder reflow, flux cleaning, underfilling, and package substrate.  
**Lower Profile!**




TSMC SEMIEURO, 2014

25  
Lau, CSR, 19(6), 2015


## Samsung's ePoP

## SK Hynix's MLC (Multi Level Cell) 128Gb (Gigabit) or 8GB (Gigabyte) NAND Flash in iPhone



27


## Samsung's Application Processor Chip-Set and Memory chip-Set



On February 17, 2015, Samsung announced that their Exynos 7 Octa application processor (AP) has been in production using their 14nm FinFET technology process (the first in the world for AP.)

28

## Samsung's Next Generation High-End Smartphones






29

## Embedded Fan-Out Panel Wafer-Level Packaging (FOPLP)

30

## Wafer vs. Panel




Lau, CSR, 19(6), 2015

## For fan-out wafer/panel packaging, why use panel leads to lower cost?

- Because the **RDLs** of the panel are fabricated by **PCB/LDI** technology and **P&P** of dies and passives are by **SMT** equipment.
- Since the **area** of panel is larger than that of wafer, thus more packages can be made.


It should be noted that, fan-out **panel** wafer level packaging is applied to low-end, low-performance, low pin-count, and small devices. The line width/spacing of the RDLs are **>10μm**.

## IZM Fan-Out Panel-Level Packaging Integration line



33  
IZM ECTC 2015

## Process for Panel RDLs by PCB and Laser Direct Imaging



## The geometry, material, process, equipment, and application of fan-out wafer/panel-level packaging

Reconfigured carrier	Appl.	Redistribution Layer width/spacing	thick.	Dielectric Mat.(Thick.)	Litho.	Proc./Equip.
	High-end	< 2 - 5 $\mu$ m	$\leq$ 2 $\mu$ m	SiO <sub>2</sub> (1 $\mu$ m)	Stepper	_Cu damascene _Semi. Equip. _High-Precision P&P
	Middle-end	5 - 10 $\mu$ m	$\geq$ 3 $\mu$ m	Polymers (4 - 8 $\mu$ m)	Mask aligner or Stepper	_Cu plating _Packaging Equip. _Ordinary P&P
	Low-end	> 10 $\mu$ m	$\geq$ 5 $\mu$ m	Resin (15 - 30 $\mu$ m)	Laser direct imaging	_PCB Cu plating _PCB Equip. _SMT P&P

35  
Lau, CSR, 19(6), 2015

## Chip-Last (RDL-First)

For very high-density and high-performance applications, e.g., high-end servers, computers, and networking.

The reconfigured carrier is **wafer!**

36  
Lau, et al., CSR 20(3), 2016

## Chip-Last (RDL-First) Fan-Out Wafer-Level Packaging (FOWLP)

Since 2006, **NEC** Electronics Corporation (now **Renesas** Electronics Corporation) has been developing a novel **SMAFTI** (SMARt chip connection with FeedThrough Interposer) packaging technology for:

- inter-chip wide-band data transfer
- 3D stacked memory integrated on a logic devices
- system in wafer-level package (SiWLP) (2010)
- and “**RDL-first**” fan-out wafer-level packaging (2011)

The **FTI** (feedthrough interposer) of **SMAFTI** is a film with ultra-fine line width and spacing **RDLs**. The dielectric of the FTI is usually **SiO<sub>2</sub>** or **polymer** and the conductor wiring of the RDLs is **Cu**.

The **FTI** not only supports the **RDLs** underneath within the chip, it also supports **beyond the edges of the chip**.


Area array solder balls are mounted at the bottom-side of the **FTI** which are to be connected to the **PCB**. Epoxy mold compound (**EMC**) is used to embed the chip and support the **RDLs** and solder balls.

In 2015, **Amkor** announced a very similar technology called “**SWIFT™**” (silicon wafer integrated fan-out technology).

37  
Lau, et al., CSR 20(3), 2016

### A 3D Stacked Memory Integrated on a Logic Device Using SMAFTI Technology

Yoichiro Kurita, Satoshi Matsui, Nobuaki Takahashi, Koji Soejima, Masahiro Komuro, Makoto Itou, Chika Kakegawa, Masaya Kawano, Yoshimi Egawa, Yoshihiro Saeki, Hidekazu Kikuchi, Osamu Kato, Azusa Yanagisawa, Toshiro Mitsuhashi, Masakazu Ishino, Kayoko Shibata, Shiro Uchiyama, Junji Yamada, and Hiroaki Ikeda  
NEC Electronics, Oki Electric Industry, and Elpida Memory  
1120 Shimokuzawa, Sagami-hara, Kanagawa 229-1198, Japan



38  
NEC ECTC2007

## Chip-last with face-down (die-down) or “RDL-first” FOWLP

This is very different from the chip-first FOWLP.

First of all, this only works on **wafer** carrier.

Also, comparing to chip-first, RDL-first FOWLP **requires**:


- building up the RDLs on a bare silicon wafer (the FTI),
- performing the wafer bumping,
- performing the fluxing, chip-to-wafer bonding, and cleaning,
- performing the underfill dispensing and curing.

Each of these tasks is a **huge task** and requires additional materials, process, equipment, manufacturing floor space, and personal effort.


Thus, comparing to chip-first FOWLP, chip-last (RDL-first) FOWLP incurs very **high cost** and has more chances to have **higher yield losses**. It can only be afforded by **very-high density and performance** applications such as high-end servers and computers.

39  
Lau, et al., CSR 20(3), 2016


## Chip-Last (RDL-First) Process-Flow




## Wafer Bumping Process Flow



## Process flow of RDLs by Dual Cu damascene method




## Typical SEM Image of RDLs Fabricated by Dual Cu Damascene Method



43  
Lau, et al., CSR 20(3), 2016


## Removing Si-Wafer and Solder Ball Mounting



## AMKOR's SWIFT

### SWIFT™

Silicon Wafer Integrated Fan-out Technology




R. Huemoeller, and C. Zwenger, "Silicon wafer integrated fan-out technology", *Chip Scale Review*, March/April Issue, 2015.

45

## AMKOR's SWIFT

(Silicon Wafer Integrated Fan-out Technology)



Conventional Fan-out Technology

SWIFT

46

In 2012, GIT published a paper on chip-last fan-out (CLFO) package with embedded PMIC in ultra-thin laminate substrates.

In 2015, ASE proposed a low cost fan-out chip-last package (FOCLP) using a coreless panel substrate for low-end and low pin-count applications.

**Straightly speaking, since they used the substrates and area-array solder balls to fan-out the circuitry from the chip to PCB, this cannot be considered the FOW/PLP.**

---

N. Kumbhat, K. Ramachandran, F. Liu, B. Wagner, V. Sundaram, and R. Tummala, "Chip-Last Fan-out Package with Embedded Power ICs in Ultra-Thin Laminates", *Proceedings of ECTC*, 2012, pp. 1372-1377.

S. Chen, S. Wang, C. Lee, and J. Hunt, "Low Cost Chip Last Fanout Package using Coreless Substrate", *IMAPS on Device Packaging*, March 2015, Fountain Hills, AZ.

47  
Lau, et al., CSR 20(3), 2016


## Chip-Last Fan-out Package with Embedded Power ICs in Ultra-Thin Laminates

Nitesh Kumbhat\*, Koushik Ramachandran, Fuhan Liu, Brent Wagner#, Venky Sundaram and Rao Tummala

Packaging Research Center, Georgia Institute of Technology, 813 Ferst Dr NW, Atlanta, GA 30332

#Georgia Tech Research Institute, Georgia Institute of Technology, 445 9th St NW, Atlanta, GA 30332



\*Phone: 404-385-0730 / Email: nitesh@gatech.edu



GIT, ECTC2012  
48  
Lau, et al., CSR 20(3), 2016

## Low Cost Chip Last Fanout Package using Coreless Substrate

Scott Chen, Simon Wang, Coltrane Lee, John Hunt  
ASE Group, Chung-Li, Taiwan ROC



IMAPS, Mar 2015

49  
Lau, et al., CSR 20(3), 2016

## NOTES ON DIELECTRIC MATERIALS

For the RDLs in Chip-First FOWLP with very fine line width/space, the dielectric layer ( $\text{SiO}_2$ ) is fabricated by the low-temperature PECVD ( $<200^\circ\text{C}$ ) or SACVD (sub-atmosphere chemical vapor deposition) ( $170^\circ\text{C}$ ), which are less than the critical temperature ( $230^\circ\text{C}$ ) of the compression molded EMC.

For polymer dielectric layer, **low curing temperature polymers** such as BCB and PBO are required. For example, the curing temperature of DOW's BCB is  $200^\circ\text{C}$  and for Sumitomo's PBO,  $220^\circ\text{C}$ .

For **low warpage** and **high reliability** Chip-First and Chip-Last FOWLP, the **Young's modulus** and **elongation** of the dielectric materials must be, respectively, **low** and **high**. For example, the Young's modulus and elongation of DOW's BCB are 2GPa and 28, while Sumitomo's PBO, 2.7GPa and 55.

50  
Lau, et al., CSR 20(3), 2016

# NOTES ON MOLDING MATERIALS

The molding of FOWLP is by the **compression method with EMC**.

For Chip-First FOWLP, the **curing temperature of the EMC must be lower than the release temperature of the 2-side tape**.

For Chip-First and Chip-Last FOWLP:

- There are at least two forms of EMC, namely liquid and solid. The **advantages of liquid EMC** are better handling, good flowability, fewer voids, better fill, and less flow marks. The **advantages of solid EMC** are less cure shrinkage, better stand-off, and less die drift.
- **High filler content (>85%) EMC** will shorten the time in mold, lower the mold shrinkage, and reduce the mold warpage.
- **Uniform filler distribution and filler size of the EMC** will reduce flow marks/fill and enhance flowability.

	Filler content (wt%)	Maximum filler size (μm)	Mold condition (m/°C)	Post cure (h/°C)	Tg (°C)	Bending stiffness (GP)
Sumitomo (solid)	90	55	7/125	1/150	170	30
Nagase (liquid)	89	75	10/125	1/150	165	22

51  
Lau, et al., CSR 20(3), 2016

## NOTES ON EQUIPMENT

Pick and Place (P&P)

- SMT/chip shooter P&P for large-pitch KGDs and thus large line width/spacing RDLs, e.g. **Universal, Panasonic, and ASM**.
- High precision P&P for fine-pitch KGDs and thus fine line width/spacing RDLs, e.g. **Toray, Datacon, and ASM**.

RDLs

- The seed/adhesion layer by **PVD**, e.g., **Applied Materials, SPTS (now Orbotech) and NEXX**.
- The dielectric layer by **PECVD**, e.g., **Applied Materials, Lam Research, and Tokyo Electron**.
- The conductor wiring by **ECD**, e.g., **Semitool (now Applied Materials), Novellus (now Lam Research), and NEXX**.

Molding

Compression with EMC, e.g., **Yamada, TOWA, and ASM**.

Solder Ball Mounting


The equipment suppliers are, e.g., **Shibuya, PacTech, and ASM**.

Packaging Handling

Inspection, test, and laser marking are, e.g., **DISCO, Kulicke & Soffa, and ASM**.

52  
Lau, et al., CSR 20(3), 2016

## Internet of Things (IoTs)



53  
Lau, CSR, 19(3), 2015

## Semiconductor Drivers for IoTs

- **Cost, Cost, Cost**
- **Ultra Low Power**  
**(long battery life)**
- **Small Form Factor**  
**(miniaturization)**
- **Low Heat Dissipation**  
**for wearables**  
**(touch to the skin)**
- **Security**

54  
Lau, CSR, 19(3), 2015


## Semiconductor and Packaging for IoTs

Potential semiconductors for IoTs are:

- Sensors
  - Microcontroller unit (MCU)
  - Power management IC (PMIC)
  - CMOS image sensor (CIS)
  - Memory/Embedded flash
  - Micro-electromechanical system (MEMS)
  - Fingerprint identification sensor (FIS)
  - Radio frequency identification (RFID)/RFIC
  - Global positioning system (GPS) IC
  - Microprocessors to control the devices
  - Digital signal processor (DSP) IC
  - Wireless (e.g., Blue-tooth, Wi-Fi) connectivity IC
  - Near field communication (NFC) IC
  - Security for authentication and anti-counterfeiting IC
- Unlike smartphones, the process technologies don't need to go down to 14nm and 0.18μm (at most 45nm) are more than adequate.
  - Also, most semiconductors for IoTs don't need 12" wafers and 8" wafers are enough!
  - Furthermore, unlike NB and smartphones that have a very simple product platform and very large manufacturing volumes, the products associated with IoT applications will have more platforms, but smaller manufacturing volumes.
  - The key is to integrate some of the above into a very small form factor SoC (System-on-Chip)/SiP (System-in-Package).
  - Some of the simple SiP can be assembled by the SMT or wire bonding chip on board.

Lau, CSR, 19(3), 2015

## Apple Watch



ABI Research

- The processor is integrated with the DRAM into a SoC.
- Apple then integrated the SoC, NAND flash, wireless connectivity chip, PMIC, sensors, and some special-purpose chips into a SiP called S1 for their Apple Watch.

56  
Lau, CSR, 19(3), 2015

## Intel's Tiny Curie Module



Intel's smallest-ever SoC/SiP

The **Intel Curie module** can enable efficient and intelligent wearable solutions for a broad range of form factors – from rings, bags, bracelets, pendants, fitness trackers to even buttons.

The Intel Curie Module includes:

- The integration of the low-power 32-bitx86 processor with 80kB SRAM and 384kB flash into Intel Quark SE **SoC**.
- The integration of the Quark SE SoC MCU, low power DSP, Blue-tooth low energy wireless connectivity, PMIC, and a 6-axes combo sensor with accelerometer and gyroscope MEMS into a **SiP** (called Curie module) for wearable applications.

<sup>57</sup>  
Lau, CSR, 19(3), 2015


## WLSiP (Wafer-Level System-in-Package)

<sup>58</sup>  
Lau, ECTC- 2015-PDC

## WLSiP (Wafer-Level System-in-Package)



Conventional  
SiP



WLSiP

- Basically, WLSiP use the fan-out wafer/panel-level packaging to build the SiP.
- WLSiP pick up the known-good dies (KGDs) and discrete and place them on a temporary carrier and then over mold the whole reconfigured wafer with epoxy molding compound (EMC).
- Remove the carrier and build the RDLs and mount the solder balls.
- Finally, dice the molded wafer with RDLs and solder balls into individual units.


There are many advantages of the WLSiP over the SiP. One of the biggest advantages is lower profile and lower cost by eliminating the organic substrate!

59  
Lau, ECTC- 2015-PDC

## Package-Free LED (Embedded Wafer-Level LED CSP)

60  
Lau, ECTC- 2015-PDC

## Package-Free LED (Embedded LED CSP)



61

Lau, ECTC- 2015-PDC

## SUMMARY AND RECOMMENDATIONS

➤ Out of the three methods in forming the FOWLP, **chip-first** with die-down is the most simple and low cost while **chip-last** (RDL-first) is the most complex and high cost. Chip-first with die-up requires slightly more process steps (and thus is slightly costly) than chip-first with die-down.

➤ Chip-first FOWLP can perform more than what fan-in wafer-level packaging (WLP) can do. However, some of the things that PBGA (plastic ball grid array) package can do, but chip-first FOWLP cannot are: (1) larger die size ( $\geq 12\text{mm} \times 12\text{mm}$ ) and (2) larger package size ( $\geq 25\text{mm} \times 25\text{mm}$ ). This is due to the thermal expansion mismatch and warpage limitations of the chip-first FOWLP. In this case, chip-last (RDL-first) FOWLP can extend the application boundary to die size with the range of  $\leq 15\text{mm} \times 15\text{mm}$  and fan-out package size ( $\leq 32\text{mm} \times 32\text{mm}$ ). With the heat spreader wafer option, the boundary can even be stretched to die size of  $< 20\text{mm} \times 20\text{mm}$  and fan-out package size of  $< 42\text{mm} \times 42\text{mm}$ .

➤ **Chip-first** FOWLP is just right for packaging semiconductor ICs such as baseband, RF/analog, PMIC, AP, low-end ASIC, CPUs (central processing units) and GPUs (graphics processing units) for portable, mobile, and wearable products. While **chip-last** (RDL-first) FOWLP is suitable for packaging the very high density and performance IC devices such as high-end CPUs, GPUs, ASIC, and FPGA (field programmable grid array) for high-end servers, computer, networking, and telecommunication products.

62

Lau, et al., CSR 20(3), 2016

## SUMMARY AND RECOMMENDATIONS

➤ Out of the three methods for fabricating the RDLs, PCB technology with LDI is the cheapest, while Cu damascene is the most expensive. The method used will depend on the Cu line width/spacing and thickness of the RDLs. Usually, if the line width/spacing and thickness are  $<5\mu\text{m}$  and  $\leq 2\mu\text{m}$  respectively, then Cu damascene is the preferred option; if they are  $\geq 5\mu\text{m}$  and  $\geq 3\mu\text{m}$ , then use polymer with ECD; and for  $>10\mu\text{m}$  and  $\geq 5\mu\text{m}$ , PCB with LDI should be used.

➤ For chip-first FOWLP, the choice of reconfigured wafer or panel depends on the Cu line width/spacing of RDLs. If it is  $>10\mu\text{m}$ , then use large ( $610\text{mm} \times 457\text{mm}$ ) panel, and combine with PCB/LDI and SMT P&P to increase throughput and to save cost.

➤ For chip-first FOWLP, the curing temperature of polymers for RDL's dielectric layer should be less than the critical temperature ( $230^\circ\text{C}$ ) of the compression molded EMC.

➤ For chip-first FOWLP, the curing temperature of the EMC must be lower than the release temperature of the 2-side tape. For chip-first and chip-last FOWLP, high filler content EMC will shorten the time in mold, lower the mold shrinkage, and reduce the mold warpage. Uniform filler distribution and filler size of the EMC will reduce flow marks/fill and enhance flowability.

➤ WLSiP is a cost-effective way to build low-profile and low-cost SiPs.

➤ Embedded Wafer-level packaging is a low-cost and high throughput solution for package-free LED CSPs.

<sup>63</sup>  
Lau, et al., CSR 20(3), 2016


## 3D IC Integration

# CONTENTS

- Memory chip stacking
- Wide I/O DRAM, Wide I/O2, or Hybrid Memory Cube (HMC)
- High Bandwidth Memory (HBM)
- 3D MEMS/IC Integration


65

## 3D IC Integration (The right thing to do!)



Said the 1965 Nobel Physics laureate, Richard Feynman at the Gakushuin University (Tokyo) in 1985:

“Another direction of improvement (of computing power) is to make physical machines **three dimensional** instead of all on a surface of a chip (**2D**). That can be done in stages instead of all at once – you can have several layers and then add many more layers as time goes on.”



TSVs straight through the same memory chips to:


- ◆ enlarge the memory capacity
- ◆ lower the power consumption
- ◆ increase the bandwidth
- ◆ lower the latency (enhance electrical performance)
- ◆ reduce the form factor

will be the major applications of 3D IC Integration!

66

Lau, ECTC-2008-PDC

## Samsung Mass-Produces Industry's First TSV-based DDR4 DRAM



chipworks

On November 26, 2015, Samsung start to produce the 128GB RDIMM (dual inline memory module)


Server Farm



This is not a wide I/O device, nor does it contain a base logic die. It is just for memory **capacity** and **low power consumption**.

Microbumps




DRAMs



67

Lau, ECTC-2015-PDC

## Micron's First HMC Sample Shipped in the Last Week of September 2013




DRAM Stack

- The hybrid memory cube is a 4-DRAM (each one with 2000+ TSVs) on a logic controller (which size is slightly larger than the DRAMs) with TSVs
- The hybrid memory cube is on an organic package substrate.
- The TSV-DRAM is ~50-μm thick.
- The TSV-DRAM is with 20-μm (tall) Cu pillar + solder cap.
- The memory cube is assembled one DRAM at a time with thermal compression bonding.
- The heat dissipation is from 10W to 20W.
- TSV diameter ~ 5 to 6-μm.
- Volume production will be in next summer.

68

Lau, ECTC-2015-PDC


## Intel's "Knight's Landing" with 8 HMC Fabricated by Micron (2015 production)



[Rik Myslewski](#), "Intel teams with Micron on next-gen many-core Xeon Phi with 3D DRAM Introduces new 'fundamental building block of HPC systems' with Intel Omni Scale Fabric", Posted in [HPC](#), June 2014. Lau, ECTC-2015-PDC

## High Bandwidth Memory (HBM) DRAM (Mainly for Graphic applications) JEDEC Standard (JESD235), October 2013


HBM is designed to support bandwidth from 128GB/s to 256GB/s




Underfill is needed between the interposer and the organic substrate. Also, underfill is needed between the interposer and the GPU/CPU and the memory cube

70  
Lau, ECTC-2015-PDC

## AMD's graph card made by Hynix's HBM, which is TCB of the NCF DRAM chips one by one




## Wafer Bumping with Nonconductive Film (NCF) and FC bonding with NCF



Lau, et al., CSR, 19(5), 2015

## Conventional Stepwise Process of Stacked Chips by Thermocompression Bonding (TCB)



It takes about 10 sec to cure the NCF and at the same time melt a solder and connect to an electrode on the substrate.




Toray, Sept. 2015, IEEE/3DIC conference <sup>73</sup>

## Toray's Collective TCB of Stacked Chips




Stage temperature = 80°C

1<sup>st</sup> step (3s):  
Bond-force = 50N  
Temp. = 220-260°C  
2<sup>nd</sup> step (7s):  
Bond-force = 70N  
Temp. = 280°C



Peripheral portion



Area portion

Toray, Sept. 2015, IEEE/3DIC conference <sup>74</sup>

## SUMMARY

**TSVs straight through the same DRAMs is the right way to:**

- ◆enlarge the memory capacity
- ◆lower the power consumption
- ◆increase the bandwidth
- ◆lower the latency (enhance electrical performance)
- ◆reduce the form factor

Unfortunately, due to the high-cost in making the TSVs and stacking the DRAMs, currently, it is used only for high-end servers, graphics and computers.

75

## 2.5D IC Integration and TSV-Less Interposers

76


# CONTENTS

- TSMC/Xilinx's CoWoS
- Xilinx/SPIL's TSV-less SLIT
- Amkor's TSV-less SLIM
- Intel's TSV-less EMIB
- ITRI's TSV-less TSH
- Shinko's TSV-less i-THOP


77

## **Xilinx/SPIL's TSV-less SLIT** (Silicon-Less Interconnect Technology)


78




## TSV-Less Interconnect Technology




## TSV-Less Interconnect Technology




(e) Reinforced wafer and Backgrind the Si-wafer



(g) Cu plating




(f) Passivation, photoresist, mask, litho, etch passivation, sputter Ti/Cu, photoresist, mask, litho.



(h) Strip photoresist, etch Ti/Cu, C4 bumping

## TSV-Less Interconnect Technology




82

# Amkor's TSV-less SLIM (Silicon-Less Integrated Module)

83

## Amkor's SLIM (Silicon-Less Integrated Module)



- Foundry BEOL layers retained
- Same CuP bond pads
- Same UBM and solder bump
- No TSV
- Much thinner

Amkor, 11th International Conference and Exhibition on Device Packaging, 2015.

# Intel's TSV-less EMIB

## (Embedded Multi-Die Interconnect Bridge)


85



US 20140070380A1


(19) **United States**(12) **Patent Application Publication**  
Chiu et al.(10) **Pub. No.:** US 2014/0070380 A1(43) **Pub. Date:** Mar. 13, 2014(54) **BRIDGE INTERCONNECT WITH AIR GAP IN PACKAGE ASSEMBLY**(52) **U.S. CL.**  
USPC ..... 257/666; 438/107; 257/E21.506;  
257/E23.052(76) **Inventors:** Chia-Pin Chiu, Tempe, AZ (US);  
Zhiguo Qian, Chandler, AZ (US);  
Mathew J. Manusharow, Phoenix, AZ (US)(57) **ABSTRACT**

Embodiments of the present disclosure are directed towards techniques and configurations for a bridge interconnect assembly that can be embedded in a package assembly. In one embodiment, a package assembly includes a package substrate configured to route electrical signals between a first die and a second die and a bridge embedded in the package substrate and configured to route the electrical signals between the first die and the second die, the bridge including a bridge substrate, one or more through-hole vias (THVs) formed through the bridge substrate, and one or more traces disposed on a surface of the bridge substrate to route the electrical signals between the first die and the second die. Routing features including traces and a ground plane of the bridge interconnect assembly may be separated by an air gap. Other embodiments may be described and/or claimed.

(21) **Appl. No.:** 13/610,780(22) **Filed:** Sep. 11, 2012**Publication Classification**(51) **Int. Cl.**  
H01L 23/495 (2006.01)  
H01L 21/60 (2006.01)


86

## Heterogeneous Integration using Intel's EMIB and Altera's FPGA Technology



87  
Intel/Altera, November 2015

## Intel's Embedded Multi-die Interconnect Bridge (EMIB)




Embedded Multi-die Interconnect Bridge (EMIB)

88

# ITRI's TSV-less TSH (Through-Silicon Hole)

89


**A TSH interposer supporting chips with Cu pillars on its top-side and chips with solder bumps on its bottom-side**



Underfill is needed between the TSH interposer and package substrate. Underfill may be needed between the TSH interposer and chips.

90  
Lau et al., IEEE/CPMT Transactions, 2014

## TSV-Less Interposer – TSH Interposer




Lau et al., IEEE/CPMT Transactions, 2014

91

## Shinko's TSV-less i-THOP (Integrated Thin film High density Organic Package)


92

## Shinko's 2.5D IC Integration without TSVs




Shinko, ECTC 2014


## Shinko's 2.5D IC Integration without TSVs




Schematic image of the test chip




Cu-OSP (Organic Solderability Preservation)



ENEPIG (Electro-less Ni/Pd/Au plating)




SEM image of test chip

40 $\mu$ m pitch flip chip bonding pads (25 $\mu$ m-diameter)

94

Shinko, ECTC 2014

## Shinko's 2.5D IC Integration without TSVs



## SUMMARY

### (2.5D IC Integration - Interposers)

- In general, interposers are for **extremely** high-I/O, high-performance, high-density, and fine-pitch semiconductor IC applications.
- In general, the **build-up package substrates** are more than **adequate** to support the semiconductor IC chips in high-end smartphones and **an interposer is not necessary**.
- **TSVs are needed for 3D IC integration** (to straight through the same DRAMs to increase the memory capacity, the bandwidth, and lower the power consumption.)
- **TSVs are eliminated from the 2.5D IC integration (interposers) to save cost, enhance performance, and lower package profile, e.g., SLIT, EMIB, SLIM, i-THOP and TSH.**

**Thank you very much for your  
attention!**



97