

GJCET
STATSchipPAC
A Division of

Advanced Packaging Technologies for System Integration

Dr. Dongkai Shangguan

IEEE CPMT Distinguished Lecturer Program

April 2016

The slide features a blue background with a central white text box. It includes images of a person in a cleanroom, a silicon wafer, and a printed circuit board (PCB).

Our Business

GJCET
STATSchipPAC
A Division of

Full turnkey packaging and test solutions

Outsourced Semiconductor Assembly and Test Services (OSAT)


Silicon wafers from foundry

RDL/IPD Bump Probe Assembly Final Test Drop Ship


Customized solutions for a wide range of applications


2

The diagram illustrates a six-step process flow for semiconductor assembly and testing. It starts with 'Silicon wafers from foundry' and proceeds through 'RDL/IPD', 'Bump', 'Probe', 'Assembly', 'Final Test', and 'Drop Ship'. The final step is accompanied by the text 'Customized solutions for a wide range of applications' and an image of various electronic components.



- ### Outline
- **Market Drivers for System Integration**
 - **Process Technologies for SiP**
 - **Technology Integration for SiP**
 - **Summary**
- 4





Process Technologies for SiP

GJCET
STATSCHIP

Packaging Technologies

FC

Stacked Die

FOWLP (eWLB)

PoP

eWLB PoP

FC, WB, SMT

Integration at lowest Cost

FOWLP (eWLB)

Small Form Factor
Superior electrical performance

PoP

High Performance
Highest Density

RF, Connectivity, Controllers

SSD, APP, MCU/BB/ Memory

PMIC, APP, Connectivity

APP, RF, BB/Memory

9

SiP Process Technologies - FC

Cu Column
BoL or SOP
Mass Reflow (MR)
Sub-100um Bump Pitch

Substrate
ETS, MIS
Thin substrate (<100um)
Embedded Inductor

Passives
0201, 01005, 008004
Large Body Inductors
Cu OSP, ENIG
MUF process



SMT
Low bonding force
High accuracy SPP &
Component Placement
LSC @ 0.4mm BGA pitch



Advanced Molding
Enhanced Vacuum
Transfer Mold
Narrow Gap Filling

EMI Shielding
Conformal Shielding
Compartmental Shielding

SiP

10















The slide is titled "Packaging Technology Trends" and includes a table with three columns: Market Segment, Drivers, and Technology Trends. The table is accompanied by small images of various packaging technologies. The GJCET and STATChipPAC logos are in the top right corner.



Market Segment	Drivers	Technology Trends
Networking & Servers	<ul style="list-style-type: none"> ➤ Ever increasing bandwidth requirements for Cloud Computing & Data (~ IoT) 	<ul style="list-style-type: none"> ➤ Mainstream to stay with High Density FC technology ➤ 2.5D/3D adoption for high end applications
Mobile Processors	<ul style="list-style-type: none"> ➤ Bandwidth ➤ Performance ➤ Form Factor 	<ul style="list-style-type: none"> ➤ FOWLP / Interposer PoP - Premium segment / High end ➤ Wide scale adoption of PoP - Mid~ Hi-end ➤ fcFBGA - Tablets
Mobile Chipset / Peripheral	<ul style="list-style-type: none"> ➤ Integration to reduce total system cost, shorten design time, reduce FF ➤ Plug & play solutions ➤ SiP proliferation 	<ul style="list-style-type: none"> ➤ Increased SiP components for integration of various components (power, sensors, controllers, memory, RF) ➤ Increased WLCSP & FOWLP ➤ Low cost substrate
IoT / WE	<ul style="list-style-type: none"> ➤ Low power MCU, Sensors & Connectivity ➤ Low cost ➤ Small FF 	<ul style="list-style-type: none"> ➤ Continued use of low cost package tech ➤ Higher integration to meet the FF & cost targets ➤ FOWLP-PoP adoption for MEMS / Logic ➤ Low cost substrates (MIS, ETS, SMS, ...)

SiP Module Configurations & Applications

SiP Package Types		Features	Applications
Stacked Die Module		<ul style="list-style-type: none"> LGA/BGA Thin Stacked Die Passives 	<ul style="list-style-type: none"> SSD (Removable & Embedded) BB/AP Processors (WE)
Substrate Module		<ul style="list-style-type: none"> LGA/BGA Bare Die or Over-Mold IPDs, Passives Cu OSP + LF Solder 	<ul style="list-style-type: none"> Filters PA Modules Connectivity Combo Modules
fcFBGA SiP		<ul style="list-style-type: none"> Passives, WLCSP, Packaged Components Coreless or cored substrates 	<ul style="list-style-type: none"> Controller Modules PA/PAD Modules RF FEM
Hybrid (FC+WB) SiP			
FOWLP (eWLB) SiP		<ul style="list-style-type: none"> Multi-die embedded 10/10 → 5/5um L/S Passives Integration 5x5~ 12x12mm Body Size 	<ul style="list-style-type: none"> Connectivity PMIC, CODEC PA Modules AP processor+ Memory RF MEMS
eWLB-PoP & 2.5D SiP		<ul style="list-style-type: none"> eWLB-PoP (eBAR) 0.4 → 0.2mm stacking pitch 	<ul style="list-style-type: none"> High-end AP Processors CPU/GPU High bandwidth











Acknowledgement



STATS ChipPAC Team

- Sales & Marketing
- R&D
- Operations

23



Thank You !

Dongkai.Shangguan@statschippac.com