# Roll-to-roll Manufacturing in Electronics: Making it work!

IEEE CPMT lunch meeting Texas Instruments Conference Center, Santa Clara January 10, 2017 Peter Salmon, Presenter







### Seven things we already know

#### 5















### The Proposed Technology































## Technology Comparisons & Wrap-up

Product Attribute	РСВ	NuTech	Chip	
Substrate	FR-4	PET or Polyimide	Silicon	
Process	Batch	Roll-to-roll	Batch	
Avail. Substrate area	~ 1200 sq cm	~ 100 sq cm	~ 1 sq cm	
Line/Space (µm)	100/100	24/24	.01/.01	
Time for design turn	~ 1 week	A few hours*	~ 2 months	
Interconnect speed	Low	Medium	High	
System cost	Medium	Low	High	
System Integration level	High	Highest	Low	

Deposition species	Pixel size of deposition	Surface potenti	al
Gas molecules	1 x 1 µm	±3V?	
acro particles	24 x 24 µm	±20V?	
Pixel size and surface p created with a base cell programmed voltage at	otential are both progra size of 1 x 1 μm for ex each pixel can then be	ammable. A charge waf ample, with larger pixels adjusted according to the	er could theor defined in so ne pixel size.

Minimum feature size       28 nm       24µm 1         Substrate       silicon       polyimide         Format       200 mm circle       100 mm square         Non-refundable engineering cost       \$70M       \$6,000 ²         Unit manufacturing cost       \$20k       \$20 ³         Lead time for new design       2 months       a few hours         Lead time for additional production units       1 month       a few hours         Level of integration       Medium 4       High 5         1.       Assumes fault tolerant combination: capacitor cells 8x8µm, and pixels 24x24µm       2         2.       12 hours technician time to program charge array wafers and setup system       3         3.       12 patterning/finishing steps, each speculated to cost 10 cents per square inch, attached chips not included         4.       Typically does not include embedded passives or power devices       5.         5.       Includes high speed interconnects, novel structures, passives, power devices, and flip chips	Attribute	Custom Silicon Wafer	Proposed Flexible System Product	
Substrate       silicon       polyimide         Format       200 mm circle       100 mm square         Non-refundable engineering cost       \$70M       \$6,000 ²         Unit manufacturing cost       \$20k       \$20 ³         Lead time for new design       2 months       a few hours         Lead time for additional production units       1 month       a few hours         Level of integration       Medium <sup>4</sup> High <sup>5</sup> 1.       Assumes fault tolerant combination: capacitor cells 8x8µm, and pixels 24x24µm       12 hours technician time to program charge array wafers and setup system         3.       12 patterning/finishing steps, each speculated to cost 10 cents per square inch, attached chips not included         4.       Typically does not include embedded passives or power devices         5.       Includes high speed interconnects, novel structures, passives, power devices, and flip chips	Minimum feature size	28 nm	24µm <sup>1</sup>	
Non-refundable engineering cost       \$200 mm circle       100 mm square         Non-refundable engineering cost       \$70M       \$6,000 ²         Unit manufacturing cost       \$20k       \$20 3         Lead time for new design       2 months       a few hours         Lead time for additional production units       1 month       a few hours         Lead time for additional production units       1 month       a few hours         Level of integration       Medium 4       High 5         1.       Assumes fault tolerant combination: capacitor cells 8x8µm, and pixels 24x24µm       2         2.       12 hours technician time to program charge array wafers and setup system       3       12 patterning/finishing steps, each speculated to cost 10 cents per square inch, attached chips not included         4.       Typically does not include embedded passives or power devices       5       Includes high speed interconnects, novel structures, passives, power devices, and flip chips	Substrate	Silicon	polyimide	
Unit manufacturing cost       \$20k       \$20 ³         Lead time for new design       2 months       a few hours         Lead time for additional production units       1 month       a few hours         Level of integration       Medium 4       High 5         1.       Assumes fault tolerant combination: capacitor cells 8x8µm, and pixels 24x24µm       12 hours technician time to program charge array wafers and setup system         3.       12 patterning/finishing steps, each speculated to cost 10 cents per square inch, attached chips not included         4.       Typically does not include embedded passives or power devices         5.       Includes high speed interconnects, novel structures, passives, power devices, and flip chips	Non-refundable engineering cost	\$70M	\$6.000 <sup>2</sup>	
Lead time for new design       2 months       a few hours         Lead time for additional production units       1 month       a few hours         Level of integration       Medium 4       High 5         1. Assumes fault tolerant combination: capacitor cells 8x8µm, and pixels 24x24µm       12 hours technician time to program charge array wafers and setup system         3. 12 patterning/finishing steps, each speculated to cost 10 cents per square inch, attached chips not included       Typically does not include embedded passives or power devices         5. Includes high speed interconnects, novel structures, passives, power devices, and flip chips       High chips	Unit manufacturing cost	\$20k	\$20 <sup>3</sup>	
Lead time for additional production units       1 month       a few hours         Level of integration       Medium 4       High 5         1.       Assumes fault tolerant combination: capacitor cells 8x8µm, and pixels 24x24µm         2.       12 hours technician time to program charge array wafers and setup system         3.       12 patterning/finishing steps, each speculated to cost 10 cents per square inch, attached chips not included         4.       Typically does not include embedded passives or power devices         5.       Includes high speed interconnects, novel structures, passives, power devices, and flip chips	Lead time for new design	2 months	a few hours	
Level of integration       Medium 4       High 5         1.       Assumes fault tolerant combination: capacitor cells 8x8µm, and pixels 24x24µm         2.       12 hours technician time to program charge array wafers and setup system         3.       12 patterning/finishing steps, each speculated to cost 10 cents per square inch, attached chips not included         4.       Typically does not include embedded passives or power devices         5.       Includes high speed interconnects, novel structures, passives, power devices, and flip chips	Lead time for additional production units	1 month	a few hours	
<ol> <li>Assumes fault tolerant combination: capacitor cells 8x8µm, and pixels 24x24µm</li> <li>12 hours technician time to program charge array wafers and setup system</li> <li>12 patterning/finishing steps, each speculated to cost 10 cents per square inch, attached chips not included</li> <li>Typically does not include embedded passives or power devices</li> <li>Includes high speed interconnects, novel structures, passives, power devices, and flip chips</li> </ol>	Level of integration	Medium <sup>4</sup>	High ⁵	
	<ol> <li>Assumes fault tolerant combination: capacitor ce</li> <li>12 hours technician time to program charge array</li> <li>12 patterning/finishing steps, each speculated to</li> <li>Typically does not include embedded passives o</li> <li>Includes high speed interconnects, novel structure</li> </ol>	lls 8x8µm, and pixels 2 / wafers and setup sys cost 10 cents per squa <sup>-</sup> power devices res, passives, power de	24x24µm tem are inch, attached chip evices, and flip chips	s not included





(	contact info	
	Peter C Salmon, LLC dba Salmon Engineering 1885 S Springer Rd Unit B Mountain View, CA 94040-4052 USA (650) 814-1076 (cell) peter@petersalmon.com http://petersalmon.com	
		35