



# INTEL® SILICON PHOTONICS: FROM RESEARCH TO PRODUCT

MARCH 8, 2017

**LING LIAO**  
Principal Engineer  
Silicon Photonics Product Division



## 2016 PRODUCT ANNOUNCEMENT AND CELEBRATION

**CNET**  
Intel: Our laser chips will make sites like Google and Facebook faster



**Intel Circuit**  
Marching Band in RNB Courtyard – Silicon Photonics Harmony Bay PRQ Celebration



# EMERGENCE OF HYPER SCALE DATA CENTERS

Data center networks are struggling to keep up with exponential data growth



Google Data Center

**5 ZB**


Worldwide Annual Data Center Traffic (~5X global internet traffic)



Facebook Data Center Fort Worth, Texas

**>\$1B**

>200K Servers  
10K+ switches



Facebook Data Center Network Design


**45%+**

Optical Connectivity as % of Networking Spend

Other names and brands may be claimed as the property of others  
Source: Estimates from Facebook, Google, Cisco publications, and Intel network model



# NETWORK ARCHITECTURE TODAY



	Different technologies deployed
Inter Data Center 10km-metro	10G/40G/100G DWDM
Spine-Core 500m-2km	40G SMF
Leaf-Spine 300m-2km	40G MMF or SMF
TOR-Leaf 100m-500m	40G MMF or SMF
Server-Top of Rack (TOR) 1m-30m	10G Cu or AOC

## Challenges:

- Reach
- Power
- Latency
- Cost
- Scalability



# OPTICAL COMMUNICATION



# SILICON PHOTONICS

## TRADITIONAL OPTICS

Compound semiconductor platform

Specialized tools and processes

Relatively low-degree of integration

## SILICON PHOTONICS

All silicon or silicon-compatible platform

CMOS manufacturing of photonics




High density interconnects made at wafer scale



# INTEL HYBRID SILICON LASER



**Key differentiation:** Only SiPh product with on-die lasers






# HIGH SPEED SILICON MODULATOR



**Key tech demos:** 1 GHz → 10 Gbps → 40 Gbps

**Carrier dispersion:**

- Carrier density ( $\Delta N$ ) → refractive index ( $\Delta n_{eff}$ ) → optical phase ( $\Delta \phi$ )
- Devices: MOSCAP and diode



# HIGH SPEED SILICON-GERMANIUM DETECTOR





Key tech demos: 40 Gbps PIN, 340 GHz Gain\*BW APD

High quality film: →

- No visible defects
- low dark current



Ge PIN detector x-section




## DESIGN: DFX AND PDK

DFM/DFT/DFD early to reduce cost and TTM

Process Design Kit (PDK)

- Standardized Component Library
- Documentation
  - Process design rules
  - Package and Assembly design rules
  - Tapeout procedure
- Automated Verification
  - Design rule check (DRC)
  - Layout vs schematic (LVS): verify device type, connectivity and parameters
  - Parasitic extraction (PEX)




Example of reticle layout:  
Note heavy use of polygon (non-Manhattan) layout which makes photonics layout tedious vs CMOS



# FAB: ADOPT AND REUSE

Leverage CMOS manufacturing infrastructure and methodologies

- Cycle time: fast TPT and priority processing can achieve additional 3-4x improvement
- Change control: all changes are documented and reviewed (Whitepapers and xCCB)
- Process control: 1000's of process and tool parameters are monitored and recorded




- "Shift-left": in-line data and control/spec limits are used to disposition material early



# TEST: ADOPT AND RETROFIT





- Speed
- Accuracy
- Repeatability
- Adaptability




Source: <http://www.tel.com>





# MODULE PACKAGING



- PIC and EIC die placement
- Epoxy attach and cure
- Wirebond/flip-chip
- Plasma clean
- ...

## Optical products - unique consideration

- Optical packaging
  - Sub- $\mu\text{m}$  alignment
  - Stack-up tolerance control
  - Mechanical stability over T and life
  - Optical back-reflection control
- Thermal management
  - Assembly process thermal budget
  - Heat dissipation
- Stress management
  - Stress/strain reduction
  - Stress profile management




15

# INTEL<sup>®</sup> SILICON PHOTONICS

## 1<sup>st</sup> product (100G PSM4 QSFP28)

- 4 x 25 Gbps parallel single-mode
- Reach up to 2km (0-70C)
- MTP/MPO fiber pigtail or receptacle




# INTEL® SILICON PHOTONICS

## 2<sup>st</sup> product (100G CWDM4 QSFP28)

- 4 x 25 Gbps WDM single-mode
- 500m reach (15-55C)
- 2km reach (0-70C)
- 10km reach (0-70C)





# NETWORK ARCHITECTURE





	DEPLOYED TODAY	UPGRADING NOW
Inter Data Center 10km-metro	10G/40G/100G DWDM	100/200/400G DWDM
Spine-Core 500m-2km	40G SMF	<div style="border: 2px solid orange; padding: 5px; text-align: center;"> <p><b>100G SMF</b></p> </div>
Leaf-Spine 300m-2km	40G MMF or SMF	
TOR-Leaf 100m-500m	40G MMF or SMF	
Server-Top of Rack (TOR) 1m-30m	10G Cu or AOC	25G Cu or AOC

SiPh Opportunity: flatten the network to bring reduction in power, cost, and latency.







# LEGAL NOTICES AND DISCLAIMERS

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Learn more at [intel.com](http://intel.com), or from the OEM or retailer.

No computer system can be absolutely secure.

Tests document performance of components on a particular test, in specific systems. Differences in hardware, software, or configuration will affect actual performance. Consult other sources of information to evaluate performance as you consider your purchase. For more complete information about performance and benchmark results, visit <http://www.intel.com/performance>.

Intel, the Intel logo, Xeon and others are trademarks of Intel Corporation in the U.S. and/or other countries. \*Other names and brands may be claimed as the property of others.

© 2016 Intel Corporation.

