



Eckhard Wolfgang European Center for Power Electronics e.V. Nuremberg, Germany eckhard.wolfgang@ecpe.org

Acknowledgements: Reinhold Bayerer, Frank Hille, Werner Kanert, MarkusThoben/ Infineon; Peter Beckedahl, Uwe Scheuermann/ Semikron; Hui Wang,Univ of Aalborg; Bernhard Czerny, Golda Khatibi, TU Vienna; Frank Osterwald, Jacek Rudzki/ Danfoss Silicon; Johannes Stahr, AT&S; Jochen Koszescha/ ECPE



Ten Years of Robustness Validation Applied to Electronics Components	Power
1. Introduction	
2. Robustness Validation Process	
 Handbooks, Standards 	
 Robustness Margin 	
 Mission Profile 	
3. Qualification of Power Modules	
4. Qualification of DC Link Capacitors	
5. End of Life Tests	
 Accelerated Mechanical Fatigue Testing 	
 Cosmic Ray Testing 	
6. Advanced Technologies	
 Thick wire copper bonding 	
 Planar Interconnects 	
 Embedded Power Electronics 	
7. Conclusions	
8. References	
	4



Robustness Validation Process

The new 'test to fail' qualification approach (instead of a 'test-to-pass'), is a paradigm shift from 'Fit for Standard' to 'Fit for Application'.

Robustness Validation generates knowledge on the **relevant component failure mechanisms** that may occur at the boundaries of the specification limits.

Therefore Components could be designed with known **robustness margins** combined with cost and time saving potentials.

60 companies formed a task force to settle a new comprehensive Qualification method :

- o ZVEI
- o SAE
- o AEC
- o JSAE





Definition Robustness Validation

Robustness Validation is a process to demonstrate that a product

- performs its intended function(s) with sufficient robustness margin
- under a defined mission profile for its specified lifetime.





Mission Profile

A Mission Profile is a simplified representation of **relevant conditions** to which the Device/ Component production population will be **exposed** in all of their **intended application** throughout the **full life cycle of the component**.

11

Ten Years of Robustness Validation Applied to Power Electronics Components





Power Module Qualification

LV324 Qualification of Power Electronics Modules for Use in Motor Vehicle Components

General Requirements, Test Conditions and Tests

Scope

This document defines requirements, test conditions and tests for validating properties, including the service life, of power electronics modules for use in components of motor vehicles up to 3,5 t. The described tests concern the qualification of components at module level but not the qualification of semiconductor chips or production processes.

Overview

The tests described in the following serve to validate the properties and service life of power electronics modules for use in the automotive industry.

The defined tests are based on the currently known failure mechanisms and the motor vehicle-specific application profiles of power modules.

Power Module Tests

QM module test

(Determination of the electrical and mechanical parameters after the individual gualification tests)

Gate parameters Rated and reverse currents Forward voltages X-ray, scanning acoustic microscopy (SAM) IPI VI/OMA

Characterizing module tests

QC-01 Determination of parasitic stray inductance (Lp)

- QC-02 Determination of thermal resistance (Rth value)
- QC-03 Determination of short-circuit resistance
- QC-04 Insulation test
- QC-05 Determination of mechanical data

Power Module Tests

Environmental tests

QE-01 Thermal shock (TST) QE-02 Contactability (CO) QE-03 Vibration (V) QE-04 Mechanical shock (MS)

Life tests

15

QL-01 Power cycle (PCsec) QL-02 Power cycle (PCmin) QL-03 High temperature storage (HTS) QL-04 Low temperature storage (LTS) QL-05 High temperature reverse bias (HTRB) QL-06 High temperature gate bias (HTGB) QL-07 High humidity high temperature reverse bias (H3TRB)

> Final test to record the electrical parameters of all DUTs

> Conversion of the test results into reliability data

Power Module Testmatrix LV 324 06.02.2014 ad of U Test ^c according to Isolation Test^b Optional IPI VI / OM Mechanica Data Number o (Double Pulse) U_{CR} / U_{OS} Use of Use n ha / ha ma / here v, *** R_m Test 61.2-6.1.8) : Start of ter QC-01 ... QC-05 1,2 1,2 1,2 1 1 1,2 1,2 1,2 1,2 1,2 : End of test QE-01 TST : 500c : 1000c : Start of test 1-3 1-3 1-3 1,3 QE-02 CO 2: End of test 2: End of test 2: End of test 2: End of test 1: Start of test 1: Start of test 1,2 QE-03 V 1,2 12 1.2 1,2 1,2 1,2 1,2 QE-04 MS 1.2 1.2 1.2 1.2 1,2 End of test 1,2 1,2 1,2 1,2 QL-01 PC_{sec} End of life 1,2 (opt) 1,2 (opt) 1,2 (opt) 1,2 (opt) 1,2 (opt) 1,2 1,2 1,2 (opt) 1,2 (opt) QL-02 PCmin End of life 1,2 (opt) 1,2 (opt) 1.2 (opt) 1,2(opt) 1.2 (oot) 1,2 (opt) 1.2 (opt) 1.2 (opt) 1.2 1,2 QL-03 HTS 1000h 1-2 3-2 1.2 1-2 1-2 1-2 1-2 1,2 1-2 QL-04 LTS 1-2 1-2 1-2 1-2 1-2 1-2 1-2 1,2 1-2 QL-05 HTRB 1-2 1-2 1-2 1-2 1-2 1-2 1-2 1,2 QL-06 HTGS 1-2 1-2 1-2 1-2 1-2 1-2 1-2 1,2 QL-07 H³TRB 1-2 1-2 1-2 1,2 lastersamples 1: hen Daten zum angegeben Correlation - Für die Konnelationen werden die 25 °C Messwerfte der charakterkritischen Daten zum angegebenen Messzelbursk mit der Konnelation verwendeten Werte entsprochend zu dokumentieren und maximale prozentale Angeben von den erwartsten 10 °C rett: - Beite in Ster wird die kolationalitigkeit der Modulag zum 15 Seinstrendert Geschlation gegref. Ein derlivertse Hoch- bzw. Heruntertahren vortnach Belastungen ist entsprechend der Vorgabe im Kapitel Modulest sicher zu stellen. nkt mit den Werten der Eingangsmer rwarteten Abweichungen anzugeben sind die für die en von den erwarteten Tabelle 8: Prüfungsabhängige Modultests

Part of Power Module Test Matrix

		Minimum Number of Readouts @	End Of Line Test ^c (according to 6.1.2-6.1.8)	SAM System / Chip solder	Correlation ^a U _{GE,th} /U _{GS,th}
	QC-01 QC-05	1: Start of test 2: End of test	1	1	1,2
Thermal Shock	QE-01 TST	1: 0c 2: 500c 3: 1000c	1-3	3	1-3
Contactability	QE-02 CO	1: Start of test 2: End of test			
Vibration	QE-03 V	1: Start of test 2: End of test	1,2		1,2
					1
UGE,th Gate-Emitter-Threshold Voltage UGS,th Gate-Source-Threshold Voltage					

Power Module Tests

4.1.4 Chip-near interconnect technology

Chip upper side connection design and design of chip lower side connection with the substrate.

Examples:

Chip upper side: bond wire, ribbon bond, copper clip, sintering technology Chip lower side: chip soldering, sintering technology, diffusion soldering

4.1.5 Chip-remote interconnect technology

Connection design which does not directly include the chip. A distinction shall be made between interconnect technology for electrical and thermal interfaces. Due to the design, chip-remote interconnect technology may be both electrical and thermal.

Examples:

Electrical interfaces: design of load and auxiliary contact connection Thermal interface: system soldering between substrate and base plate (modules with base plate) or interface between module and cooling system (modules without base plate)



PCsec Test Conditions

Table 11: Limit values for test parameters PCsec Value Parameter Load current on-time < 5 s t_{on} $> 0.85 \cdot I_{CN}^{a, b}$ Load current level Ь Typically 15 V c Gate-voltage U_{G} ^a The load current level of > 0.85 l_{cN} shall only be selected for one sample point. ^b A value < 0.85 I_{CN} can be selected for the second and further sample points to enable a suitable temperature increase difference to be set The gate-voltage for the IGBT and MOSFET test can (e.g. if contact current densities become too high) be less than 15 V if the desired temperature increase cannot be implemented with on-times of t_{ON} < 5 s due to the module's thermal properties. However, it shall always be guaranteed that the switch is permanently operated in the saturated range. In such cases, the gate-voltage which is used shall be accordingly adapted once at the start of the test and shall be documented in each case IGBT: UCE,sat Forward voltage +5%a MOSFET: UDS Diode: UF **Failure Criteria** Increase in virtual junction temperature swing ∆Tvj + 20%

21

Life Time Model/ Reliability Curve













Estimating the Robustness Margin

1. The process is good for any drive cycle

- 2. The weakest parts in a power module are normally the bond wires, substrate solder and chip solder. This is due to the differences in the Coefficient of Thermal Expansion CTE
- 3. A translation has to be made from the vehicles mission profile down to the device/interconnect level

Finally the robustness margin can be estimated using a lifetime model/ reliability curve from the module manufacturer

IEEE CPMT/ SVC April 27, 2017

27

Ten Years of Robustness Validation Applied to Power Electronics Components

1. Introduction 2. Robustness Validation Process - Handbooks, Standards - Robustness Margin - Mission Profile 3. Qualification of Power Modules 4. Qualification of DC Link Capacitors 5. End of Life Tests Accelerated Mechanical Fatigue Testing Cosmic Ray Testing 6. Advanced Technologies - Thick wire copper bonding **Planar Interconnects** _ **Embedded Power Electronics** _ 7. Conclusions 8. References



Typical Types of Capacitors for DC-link Applications

Dominant failure modes and critical stressors

	Al-Caps	MPPF-Caps	MLCC-Caps			
	wear out					
Jominant failure modes	open circuit	short circuit				
Most critical stressors	T_a, V_C, i_C	T_a , V_c , humidity	$T_{a}, V_{C}, vibration/shock$			
Self-healing capability	moderate	good	no			

 Al-Caps
 Aluminium Electrolytic Capacitors

 MPPF-Caps
 Metallized Polypropylene Film Capacitors

 MLC-Caps
 Multilayer Ceramic Capacitors







Ten Years of Robustness Validation Applied to Power Electronics Components







Bond Wire Lift-off Failure in Power Modules











 $x \in 0.01/1$ (CPTs of Time 200 ° C and far M/PC dovision Time 2

For 600V IGBTs a Tj = 200 $^{\circ}$ C and for WBG devices Tj > 200 $^{\circ}$ C is feaseable in future. Packages are a bottleneck.

- \rightarrow Test equipment has to be adapted to higher temperatures
 - 2. Higher reliability requirements

This means longer test times

- → More accelerated tests are required
- 3. Multiple stress tests
 - → Physical models and simulations are needed

Ten	Years of Robustness Validation Applied to Power Electronics Components	
1.	Introduction	
2	Robustness Validation Process	
	 Handbooks, Standards 	
	 Robustness Margin 	
	 Mission Profile 	
3.	Qualification of Power Modules	
4.	Qualification of DC Link Capacitors	
5.	End of Life Tests	
	 Accelerated Mechanical Fatigue Testing 	
	 Cosmic Ray Testing 	
6	Advanced Technologies	
_	 Thick wire copper bonding 	
	 Ultra low inductance 	
	 Embedded Power Electronics 	
7.	Conclusions	
8.	References	41

Thick Copper Wirebond Module





PC Results of Infineon's XT samples

Failure Mechanism after Power Cycling



















h

empower







Summary/ 1

- > The Robustness Validation Process is a "test-to-fail" approach
- > The methodology is based on three key components:
 - i. Knowledge of the conditions of use (mission profile)
 - ii. Knowledge of the failure mechanisms (physics-of-failure)
 - iii. Knowledge of accelerated **models** for the failure mechanisms needed to define and assess **accelerated tests**
- For a given mission profile the robustness margin should be estimated and be a basis for a reliable design and product
- A ZVEI-ECPE has moderated two qualification specifications including the whole supply chain:

57

- i. For power modules
- ii. For DC-Link Capacitors (in preparation)
- A harmonization with JEITA regarding power module qualification is ongoing

Summary/ 2

- ➤ An other End-of-life tests was mentioned → The Accelerated mechanical fatigue testing
- New technologies like thick-wire copper bonding and planar interconnects will disclose new failure mechanisms which require new lifetime models
- A major need are low inductive inerconnects to make wide band gap power modules operation useful

References/1

Textbooks:

- "Reliability of Power Electronic Converter Systems" Edited by Shu-hung Chung, Huai Wai, Frede Blaabjerg, and Michael Pecht, IET Power and Energy Series 80 ISBN 978-1-84919-901-8 (hardback), ISBN 978-1-84919-902-5 (PDF)

 "Semicoductor Power Devices Devices - Physics, Characteristics, Reliability" Josef Lutz, Heinrich Schlangenotto, Uwe Scheuermann, Rik De Doncker, 2011, Springer-Verlag, ISBN 978-3-642-11124-2

Robustness Validation:

- Robustness Validation Handbooks

http://www.zvei.org/Verband/Fachverbaende/ElectronicComponentsandSystems/Seiten/Robustness-Validation.aspx
- SAE International: Handbook for Robustness Validation of Automotive Electrical/Electronic Modules

http://standards.sae.org/j1211_201211/

- AEC Q101 Rev D1, Sept 6 2013 " FAILURE MECHANISM BASED STRESS TEST QUALIFICATION FOR DISCRETE SEMICONDUCTORS IN AUTOMOTIVE APPLICATIONS " Appendix A7.3.3.3 Robustness Validation on Component Level

http://www.aecouncil.com/AECDocuments.html

- Ken Ma, Mission Profile Translation to the Reliability of Power Electronics Renewables, ECPE Workshop on "Intelligent Reliability Testing" Nuremberg, 2-3- December 2014

Qualification of Power Modules and DC-Link Capacitors:

- Andreas Aal, Qualification of Power Electronics Modules for Use in Motor Vehicle Components, ECPE Workshop on "Intelligent Reliability Testing" Nuremberg, 2-3- December 2014

- Uwe Scheuermann, Packaging and Reliability of Power Modules - Principles, Achievements and Future Challenges, PCIM Europe, 19 - 21 May 2015, Nuremberg, Germany (38 references)

- M. Thoben, F. Sauerland, K. Mainka, S. Edenharter, L. Beaurenaut , Lifetime modeling and simulation of power modules for hybrid electrical/electrical vehicles, Microelectronics Reliability 54 (2014) 1806–1812

- Wilhelm Grimm, Overview on Reliability of Film Capacitors, ECPE Workshop on "Intelligent Reliability Testing" Nuremberg, 2-3- December 2014

59

References/2

- H. Wang, Reliability of DC-Link Capacitors in Power Electronics Converters, ECPE Workshop: Thermal and Reliability Modelling and Simulation of Power Electronics Components and Systems, Nuremberg, 30.11. and 1.12.2016

End-of-Life Tests:

- Czerny, B., Khatibi, G., Interface reliability and lifetime prediction of heavy aluminum wire bonds, (2016) Microelectronics Reliability, 58, pp. 65-72

- G. Sölkner, Ensuring the reliability of power electronic devices with regard to terrestrial cosmic radiation, Microelectronics Reliability 58 (2016) 39-50 (62 references)

Advanced Technologies:

- N. Heuck, R. Bayerer, S. Krasel, F. Otto, R. Speckels, K. Guth: "Lifetime Analysis of Power Modules with New Packaging Technologies", Proceedings of the 27th International Symposium on Power Semiconductor Devices & IC's, May 10-14, 2015, Kowloon Shangri-La, Hong Kong.

- F. Hille et al. Reliability aspects of copper metallization and interconnect technology for power devices, Microelectronics Reliability 64 (2016) 393 - 402

- J. Rudzki, Reliability Results of Danfoss Bond Buffer Technology, ECPE Workshop on "Intelligent Reliability Testing" Nuremberg, 2-3- December 2014

- P. Beckedahl et al., Case Study: Ultra Low Inductance Power Module Packaging, ECPE SiC & GaN User Forum 08.-09. Mar. 2017

- H. Stahr, Thermal Simulation for Embedded Power Modules, ECPE Workshop: Thermal and Reliability Modeling and Simulation of Power Electronics Components and Systems, Nuremberg, 30.11. and 1.12.2016