# LIVE SMARTER

## SiP for Miniaturized Electronics Modules: An Update

Dr. Dongkai Shangguan

October 2019

# Outline

- SiP Overview
- Industry Landscape
- Competency Development
- Eco-System
- Summary



... towards cost effective solutions for SiP and miniaturized functional modules from technology to commercial products





# **Microelectronics** Packaging



#### System in Package (SiP)

A system (or subsystem), with multiple IC's of heterogeneous functionality, in a package (or module)



- Broad definition
- Miniaturized functional module

# **Benefits of SiP**

**Miniaturization** small form factor / higher functional density

#### Modular Solution

for specialization, re-usability, and upgradability

- **Pre-certification**
- Yield management (known good sub-system)

Very Diverse in complexity &

configuration

**Numerous** Applications in different market

segments

Lower total system cost

# Opportunity

for differentiation, optimization & value-add

flex

Faster time to market as compared with SOC **Design flexibility** 



#### Heterogeneous Integration different functionalities and fab nodes

Each die optimized based on its merits - for cost

effectiveness

- Simplified IP ownership, testing, ...
- Disintegration at the die level and integration in the SiP
- Flexibility "Mix & match"

#### **Higher Performance**

through shorter interconnect paths

Latency / bandwidth / power



# Market Demand for Miniaturization & Modularization (Example)

System

Sensor

#### **IoT Module**

- Sensor(s)
- MCU / AP
- Connectivity
- Memory
- Power

#### **Market Drivers**

- Low Cost
- Low Power
- Miniaturization
- Modularization
- Ease of design & integration





(Pictures from various sources)

PRISMARK

# Industry Landscape



## **Industry Landscape**



#### Flex Strength in SiP

Multi-disciplinary, multi-industry knowledge

flex

- System level expertise
- OEM relationships
- Eco-system & supply chain
- Existing SMT asset and expertise
- Global footprint & scale
- Operational excellence
- Certifications (auto, medical, ...)
- One stop turnkey solution

(SiP + PCBA + System Integration)

SiP optimization creates opportunities in system cost and performance

# **Technology Landscape**



# SiP and Module

- SiP is the technology; Module is the device
- They can have many different configurations

#### and processes

- Depending on the application requirements
  - Performance, size, cost, ...
- Opportunity to optimize
- Need to pass MSL

- Organic substrate
- Ceramic substrate
- Si substrate
  - With TSV
  - Without TSV
- Leadframe
- Fan-out
- Printed flexible
- ...

# **Competency Development**



# **Competency Development**

Singulation, T/R

Design	Process Development Development NPI Volume Manufacturing
Product platforms	Technology     Structural     Process     Quality
Package architecture	Roadmap • Functional Qualification management
& conliguration	Design rules     RF / Digital     Process     Line configuration     Qualified materials     Diagnostic / FA     Control Plan     LEAN
electrical	Equipment selection     Automation
Substrate lavout	Process     Component level
Mechanical / thermal /	Characterization / System level
Reliability	Reliability & FA
JEDEC/MIL standards	Test programs
	<ul> <li>High density SMT Tester / Handle</li> </ul>
	Fine pitch FC/CSP     Fixture
	Wafer handling
	• D/A, W/B
	Molding / Shielding
	Ball attach

# SiP Design & Development Cycle



## SiP Processes



- High thermal conductivity (>100W/mK) D/A
- High precision D/A



- Fine pitch wire bond for Au & Al
- Die stacking
- Fine passive component placement
- Fine pitch FC / CSP



Fine filler (<20um) mold compound (MUF)

Conformal EMI





# **Miniaturization & Functional Densification**



# **Small Passive Components**



<sup>16</sup>Example

spacing



100um pitch FC after reflow 6x6mm Cu Pillar



150um pitch FC

10x10mm full array >3700 I/O



# High Thermal Conductivity Die Attach (example)

- Nano-Ag
- Thermal Conductivity: >100 W/(mK)
- Paste dispensing process for D/A
  - Consistent bond line thickness (0.8-1 mil)
- Pressure-less sintering
  - Voiding <5%



- Die Shear
  - Consistent after MSL / 260C reflow
- Can withstand 260C reflow
- Can withstand 1000 T/C
  - Consistent die shear strength
  - No delamination





# **EMI Shielding**

- Metal can
- Sputtering
- Spray







Characterization	Reliability Testing	Performance			
<ul> <li>Thickness uniformity</li> </ul>	<ul> <li>MSL</li> </ul>	Shielding effectiveness			
<ul> <li>Adhesion</li> </ul>	<ul> <li>HTS</li> </ul>				
<ul> <li>Electrical Resistance</li> </ul>	<ul> <li>T/RH</li> </ul>	Materials			
<ul> <li>Shielding Effectiveness</li> </ul>	<ul> <li>T/C</li> </ul>	<ul> <li>Capex</li> <li>Throughput Yield</li> </ul>			
•		Throughput, Yield			



# **SiP Competency**





- Substrate Design
- Package Design
- Electrical / Thermal / Mechanical Simulation
- Thermal Management ۲

#### **VOLUME MANUFACTURING**

- Certification (automotive, medical, ...)
- Low/medium/high volume ۲
- Lean manufacturing .
- Cleanroom management ۲

**RELIABILITY & FAILURE** 

JEDEC, MIL REL tests

Comprehensive failure analyses

Global footprint .

ANALYSES





#### ASSEMBLY PROCESSES

High Density SMT Wire Bonding

Die Stacking

Flip Chip

۲

۲

۲

- Transfer Molding
- Ball attach
  - EMI shielding
  - Marking / Singulation
- Underfill (CUF/MUF)





- TEST
- Structural / Functional
- RF / Digital
- Diagnostics / FA
- System level test (SLT)
- Tester / Handler / Fixture



# **SiP Processes**



#### **Bump on Trace** (2003 paper)

#### Assembly Processes for **Flip Chips on Substrates**

#### STUDY PROVIDES NEW DATA ON ASSEMBLY OF SOLDER FLIP CHIP DEVICES.

BY DAVID A. GEIGER, JONAS SJOBERG, PATRICK WONG AND DONGKAI SHANGGUAN

lip chip assembly is a key capability to enable product board material is FR-4 (Tg = 140°C; CTE x, y = 12-16 ppm/°C). miniaturization. Our previous studies have investigated The surface finish is an electroless nickel and immersion gol several flip chip interconnection types, including (ENIG), with 3.81-5.08 µm for the Ni thickness and 0.0762anisotropic conductive film or paste, and Au-Au ther- 0.203 µm for the Au thickness over the nickel. The components mosonic bonding. This project focuses on the assembly of 0.200- are on a single side, allowing one SMT process step; however, and 0.250-mm-pitch solder flip chip devices. Two methods of the module was designed so that it can accommodate solder applying flux for the flip chip are investigated: the dip fluxing spheres on the secondary side. method, and jet fluxing of the substrate. The placement accuracy The land patterns for all the surface mount components are

of a traditional SMT pick-and-place system (upgraded for flip standard land patterns, including the 0201 component. chip) is investigated and the results are discussed. The impact of For the flip chip, two types of land patterns were used, one the reflow process in air vs. nitrogen is also examined. Two for the perimeter array type and the other for the full area underfill materials are evaluated for compatibility with the flux. array. For the area array packages (0.250-mm pitch), the land

Figure 2. Perimeter

array land pattern

(trench style)

Results of reliability testing (including pattern was designed as shown in thermal cycling, mechanical shock and

vibration) are presented. Component Selection The components selected for this study are shown in Table 1. Flip chip components re all daisy-chained die to allow continu checks throughout the process. The die tion is nitride on all the flip chip Figure 1. Area array land patte s. For the PB-8 flip chip, the UBM is µm in diameter, and the bump is 20 µm in diameter and 95 µm in height. The FA-10 and the PST01 flip chips have a UBM diameter of 102 µm, bump diameter of 135 µm, with a height of 120 µm. All the solder bumps in this study are Sn/Pb eutectic alloy. The other components are surface mount type parts that may be found on a similar device that this test

#### Test Vehicle Design The test vehicle is a module format that is

vehicle emulates

www.apmag.com

28.575 × 22.225 mm in size. It is then panelized in a 127 × 177.8 mm panel with 20 modules per panel. The board is 6 layers with a total thickness of 0.5 mm. Th

TOC 🗵 🖻 🚮

Figure 1. This land pattern will only work for this daisy chain sample; if a real part is to be used, then the copper would need to be changed to an individual pad and would need to contain a micro-via in order to route. For the perimeter array package, a trench-type design was used (Figure 2). This land pattern was used for the PB-8 (0.200-mm pitch) and the PST-01 (0.250-mm pitch) devices

#### Experimental Work

parts, two types of fluxes a

Incoming Inspection. The die and the boards were inspected prior to running any boards for the study. For the die, some defects were found, including missing solder spheres, damaged solder spheres and contamination (Figure 3). The defective samples were removed from the build. Solder Paste & Fluxing Materials The solder paste used for surface mount parts is a typical eutectic Sn/Pb solder paste. For the flip chip

Mags

Related U.S. Application Data Provisional application No. 60/963,115, filed on Aug. 1.2007

(65)

(51) Int. Cl. H05K 3/30 (2006.01) (52) U.S. Cl. . 29/841; 29/832; 29/840; 257/734 (58) Field of Classification Search . See application file for complete search history.

(12) United States Patent

AN ELECTRONIC DEVICE

(US)

Jul. 31, 2008

US 2009/0032300 A1 Feb. 5, 2009

(21) Appl. No.: 12/221,256

(22) Filed:

(54) METHOD OF PROVIDING A RF SHIELD OF

(73) Assignee: Flextronics AP, LLC, Broomfield, CO

(\*) Notice: Subject to any disclaimer, the term of this

U.S.C. 154(b) by 169 days.

Prior Publication Data

patent is extended or adjusted under 35

(75) Inventor: Rajeev Joshi, Cupertino, CA (US)

Joshi

U.S. PATENT DOCUMENTS									
4,703,133 A 10/1987 Miller									
Primary Examiner — C. J Arbes (74) Attorney, Agent, or Firm — Haverstock & Owens LLF									
(57) ABSTRACT									
A shielding assembly is configured to provide electromag netic shielding and environmental protection to one or more electronic components coupled to a substrate. The shielding assembly includes a non-conductive mold compound layer such as a dielectric epoxy. The mold compound layer i applied to a top surface of the substrate, thereby covering the									

References Cited

US 7,971,350 B2

Jul. 5, 2011

(10) Patent No.:

(45) Date of Patent:

ronmentally induced conditions such as corrosion, humidity and mechanical stress. The shielding assembly also include a conductive layer applied to a top surface of the mold compound layer. The conductive layer is coupled to a ground plane in the substrate, thereby enabling the electromagnetic shielding function. The conductive layer is coupled to the ground plane via one or more metallized contacts that are coupled to the substrate and extend through the mold compound laver.

#### 29 Claims, 4 Drawing Sheets

flex



Method of Providing a RF

Shield of an Electronic Device

(Filed 2008; Granted 2011)

(56)

#### Package Stacking in SMT for 3D PCB Assembly

David Geiger, Dongkai Shangguan, Samuel Tam, and Dan Rooney San Jose, CA, USA

chain management. It can be used for memory applications or DSP with memory, with faster time to market and better management of package testing and compounded yield issues. Combination of package Aboract The need for continued miniaturization, functional dentification and integration in hardhold electronics producing provides the atrange incontrol for printed producing provides the strange incontrol for the Control of the studies and the strange income of dise studies in the passel package. The other way to accomplish 2D assembly in through the use of dise studies in the passel package. The other way to accomplish 2D assembly intrough the use of a studies of the passel package and the packages are placed on top of each other during the maditional studies mount placement process and then soldered together during the SMT (sufface mount acchaology) reformed. In this paper, package studies igno-materials, and solder joint formation are characterized, and key issues highlighted. stacking and die stacking further expands the horizon of this application. Test Vehicle Design

Test Vehicle Design A test vehicle was designed to accommodate several types of stacked package formats. The board was designed to be similar to a cell phone format. The panel is 230mms 152mm size and 1.1mm thick, with 4 board innages on each panel. The surface finish for this board is Ni/Au (Figure 1).

and key issues highlighted Key words: CSP Stacking, Ball Stacking, Package

Stacking Introduction

Introduction Dis stactionality per unit area on a PCB assembly. However, there can be some drawbacks to creating a statemptotage non-linear provide the performance of the statemptotage non-linear performance of the performance drawpack and the performance of the performance of the package structure. Second, each package is tested as white structure. Second, each package is the second as white structure. Second as the second as the second as the second second cost. This is the well known "compounded yield" tasus. Lastly, trying to coordinate the manuackage is the second as yield" issue. Lastly, trying to coordinate the many semiconductor suppliers to provide dice to a packaging house to do the die stacking can be a challenging task.

house to do the die stacking can be a challenging task. With the advent of package stacking, some of these issues are addressed. Each package is a single unit that can be fully tested as a normal LC package is done today, so the yield would be comparable to the normal yield commonly seen today. Another advantage would be the ability to have second source options that acould be cataly memory into the process. The dis SATT environment with a few upgrades that are readily available.

Therefore, package stacking enables configurable assemblics and provides greater flexibility in supply

0.7603.7933.603/617.06 () 2003 IFFF

#### **Inline PoP**

# San Jose Lab (2002) **Production (2003)**

**IEEE IEMT Paper** 



2000

2010

2016

## **Supply Chain Focus Areas (examples)**

#### <u>Design</u>

- EDA tools & design guidelines
   Cross domain, multi-physics
- Architecture & partition
- Silicon-Package-PCB co-design
- Electrical: SI/PI/EMI
- Thermal: high density, heat flow path, space constrain, transient
- Mechanical: stress during assembly process and usage, warpage
- Reliability
- System level total optimization

#### Value Chain

- Cost (system cost, TCOO)
- KGD...Tolerance stack-up
- Multiple IC vendors
- Process flow & partition
- Inter-operability
- Infrastructure
- Standards & specifications
- Convergence, Integration, and Business Model



# **Reliability & High Frequency Performance**



# **Reliability ~ Miniaturization**

- Smaller solder interconnects more susceptible to thermomechanical failures
- Higher current density electromigration
- Tighter spacing solder extrusion, whiskering, ...
- Importance of the interface as the solder volume decreases
   Interfacial IMC's
- Heterogeneous integration and diversity of packaging methods (devices, materials, interfaces) in the same module – more complex (often interactive) reliability failure modes and mechanisms
- Process yield

Thermal

• Electrical – cross talk, EMI.....in the 5G era



#### Lead-Free Solder INTERCONNECT RELIABILITY

# **High Frequency Applications**

#### Signal Integrity vs. No-Clean Residue

- No-clean flux residue becomes a concern when products operate at high frequency, as it can provide an alternate path to signals
- Initial study (2003): up to 15GHz
- New study (2019): up to 50GHz



- Trace Designs
  - **Different Length**
  - **Different Width**



- Solder Mask vs. Solder
- Traces with  $0\Omega$  Resistors
- Components
  - **T-Resonator**
  - **Band Pass Filter**
  - Wideband Mixer
  - Low Noise Amplifier
- **Process Variables** 
  - Water Soluble
  - No Clean
  - **Cleaning No Clean Residue**
  - Humidity Testing



# Signal Integrity vs. No-Clean Residue

#### Response Functions: Insertion Loss

- An insertion loss is considered significant in this study if
  - > 10% change in the signal integrity performance, or
  - or 2dB





Example of a Device Under Test (DUI)

- DoE
- GR&R
- Data analysis

flex

Vector Network Analyzer (VNA)

# Signal Integrity vs. No-Clean Residue

#### **Preliminary Results (examples)**



- The effect of no-clean residue on signal performance was relatively small and insignificant as compared to other variables such as frequency, design and moisture.
- Higher frequency can result in higher loss, depending on the component design. Wider trace would help to lessen the signal loss when the product operates at high frequency.
- Moisture can be a critical factor resulting in high signal insertion loss and affecting the signal integrity performance.

fley

# **Flexible Electronics SiP**



# **Flexible Hybrid Electronics**



- Flexible/Stretchable/Conformable
  - Electronics on curved shapes/3D objects
- Additive
- Low cost high volume production
- Lightweight
- Bio-compatible

## **Process Flow**



#### Substrates

- Compatibility with conductive ink
- Mechanical properties: Flexibility / Stretchability / Conformability
  - Low elastic modulus, high elongation
  - Ability to recover from bending, stretching, twisting, or other deformation
- Compatibility: Temperature; Chemical resistance; Electrical;...
- Cost: PI > PC > TPU > PET

#### Conductive ink

- Resistivity, esp. for power and high frequency applications
- Mechanical properties: Flexibility, stretchability, creasability/foldability
- Process capability: thixotropy, low cure temperature, working life, solderability

#### Dielectric ink

- Electrical properties: Insulation resistance, dielectric breakdown voltage
- Mechanical properties: Flexibility, stretchability, creasability/foldability
- Process capability: low cure temperature/UV, working life, printing quality
- Reliability: waterproof, high temp./high humidity, sweat resistant

#### Printing methods

Screen printing, gravure, flexography, inkjet, aerosol...

#### Multi-layer interconnect structure

- Conductive ink/dielectric ink build up
- Micro vias and hole filling



# **Component Attach**

- Thin chip (<50um thickness) pick & place
- Compatibility with conventional assembly process
  - Solderable ink / Low temperature solder
  - Heat/pressure if ACF/ACP bonding



# Printed Flexible Electronics SiP IOT Module Platform

#### **FINE LINE INK PRINTING**





- 64 IO's0.4mm Pitch
- 250um diameter
- 100um line width
- 100um spacing

TOP SIDE

BOTTOM

#### FLEXIBLE & STRETCHABLE SUBSTRATE



#### MECHANICAL DRILLING MICRO VIAS

	300 um	5
	250 um	
	200 um	
	150 um	2/
	100 um	_//



Filled micro vias with conductive adhesive



- 150 um diameter
- 250 um diameter

#### Flexible IOT Module Platform

- · Ultra low power platform with Bluetooth LE capability
  - Low power MCU + Bluetooth LE (plus chip antenna)
  - Integrated with accelerometer
- Flexible hybrid technology with multilayer interconnect structure with printed ink
- Flexible copper clad technology

#### SOLDERABLE INK w/ LOW TEMP SOLDER

reflow



Require fixture with top cover before



#### FLEXIBLE COPPER CLAD TECHNOLOGY

Micro vias with 50um diameter

1	ないまた	「「ない」	1940	。 一世	國國	9	Thur.					Sec.
					0		ųp		0			and and
	影	0	0	-	0	0				mŧ		and the second
					0					-		
	0			-	0				0			
	堂	带	●	0	中華				調			
	0	0	-		0	1		0	0	1		
			國					0				d 701



Test vehicle for copper clad on high temperature flexible substrate



# **Reliability Testing - FHE**



#### The universal tester can do 9 different tests:

- 1. Stretchability Testing
- 2. Variable Radius Bending Test
- 3. Sliding Plate Flexibility Test
- 4. Variable Angle Bend Test
- 5. Variable Diameter Rolling Test
- 6. Multi Modal Torsion Test
- 7. Free Arc Bend Test
- 8. Multi Mode Bend Test
- 9. Compression Crush Test

#### Test Coupon





#### IPC 9204: Flexibility Testing of Printed

**Electronics** 

#### **Printed Ink Stretchability**



# Launderability of E-Textiles

#### Chemical

- Water
- Impurities
- Detergent
- Bleach
- Softener
- Mechanical
  - Water flow
  - Abrasion
  - Agitation
  - Tumbling
  - Crumpling
  - Torsion
  - Bending/foldi ng
- Thermal
  - Temperature
  - Temp. swing

- 10 cycles of washing and drying performed
- Resistance of the conductive fabrics shows increase with laundry cycles. The level of increase depends on the type of fabric:
  - Performance ranking: Silver fabric>nickel fabric~cobalt fabric>copper fabric
- With water resistance coatings, resistance of the conductive fabrics continue to show increase with laundry cycles
  - Coating#2 shows certain improvement, especially with Ni-Co and copper fabrics

- What are the factors affecting the e textile launderability performance?
- What are the mechanisms causing the degradation of e textile materials during laundry (e.g. metal leach into water)?
- What are the design rules to make e textiles robust and laundry proof?





## **Cost Effective Solutions**



• Design for Cost

Total cost optimization - throughout product life cycle

## **Summary: SiP Value Proposition**

#### **Product**

- Performance,
- cost, form
- factor, reliability

#### **Technology**

- Heterogeneous
- Integration,
- Modularization,
- **Functional**
- **Densification &**
- Miniaturization

- Industry-leading technology portfolio for SiP
  - Advanced SiP Design capabilities
    - System level expertise <u>across market segments</u>
  - Advanced manufacturing capabilities for SiP: rigid, flex
  - Reliability; High frequency
- One stop turnkey solution
  - System miniaturization, package design, process & test, proto / NPI / HVM
  - Microelectronics packaging, PCBA, System
  - Sketch to Scale
- Optimized technology platforms & packaging configurations across market segments
- Flexible business models
- Low / medium / high volume manufacturing, global footprint & operational excellence
- Advanced supply chain solutions & lower total manufacturing cost

## **SiP Applications (examples)**

#### Very diverse in technology and in applications



# SiP Development Platforms for IoT

Program	Description	
Cellular	<ul> <li>Smallest Cellular IoT Connectivity Module</li> <li>on the market</li> <li>Optimized LTE CAT-M1 &amp; NB-IoT (NB1) modem</li> <li>Integrated GNSS engine</li> <li>Integrated MCU with memory</li> <li>Single-SKU with global RF coverage</li> </ul>	1
BLE	<ul> <li>Smallest IoT Sensing Module</li> <li>Ultra low-power MCU</li> <li>Optimized Bluetooth 5.0 Low Energy (BLE) radio</li> <li>Built-in BLE antenna inside the SiP</li> <li>Integrated sensors: 3-axis accelerometer &amp; IR-based temperature sensor</li> </ul>	1
FHE	<ul> <li>Flexible IoT Development Platform</li> <li>MCU + BLE + Antenna + Sensor</li> <li>Solderable Ink with low temp solder</li> <li>Flexible copper clad technology</li> </ul>	



10mm x 10mm



11mm x 12mm







