

Periodical Title	Article Title	Volume	Issue
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on	A circuit-compatible model of ballistic carbon nanotube field-effect transistors	23	10
	Indirect test architecture for SoC testing	23	7
	A decoupling technique for efficient timing analysis of VLSI interconnects with dynamic circuit switching	23	9
	Design of CMOS MEMS based on mechanical resonators using a RF simulation approach	23	6
	Efficient power profiling for battery-driven embedded system design	23	6
	Nonlinear driver models for timing and noise analysis	23	11
	Network flow techniques for dynamic voltage scaling in hard real-time systems	23	10
	Automated bus generation for multiprocessor SoC design	23	11
	High-level crosstalk defect Simulation methodology for system-on-chip interconnects	23	9
	Design space exploration for optimizing on-chip communication architectures	23	6
	Multiphase BIST: a new reseeding technique for high test-data compression	23	10
	ESDInspector: a new layout-level ESD protection circuitry design verification tool using a smart-parametric checking mechanism	23	10
	Analysis of power dissipation in embedded systems using real-time operating systems	22	5
	Critical path selection for delay fault testing based upon a statistical timing model	23	11
	Signal Delay in RC Tree Networks	2	3

Statistical clock skew analysis considering intradie-process variations	23	8
Crosstalk noise control in an SoC physical design flow	23	4
System-level design: orthogonalization of concerns and platform-based design	19	12
PRIMA: passive reduced-order interconnect macromodeling algorithm	17	8
MOOSE: a physically based compact DC model of SOI LD MOSFETs for analogue circuit simulation	23	10