

October 26, 2009

Physical Synthesis: The Good, the Bad, and the Ugly

Charles Alpert Manager, Design Productivity Group IBM Austin Research Laboratory

© 2009 IBM Corporation



The Nuisance Factor





Design Productivity Group, Austin Research Laboratory





© 2008 IBM Corporation




Decisions with High Nuisance Factors





Low Nuisance Factors











The Nuisance Curve of Decision Making







What about these Nuisance Curves?





8










Perhaps a Compromise . . .






The Story of Xiang Yu











Too Many Choices Leads to Indecisiveness



12




Too Many Choices Leads to Indecisiveness





The Birth of Physical Synthesis






Constructive Versus Polishing






Example Physical Synthesis Flow



16




More Mature Physical Synthesis Flow





© 2008 IBM Corporation




Good: Global Placement














capo.adaptec2 HPWL= 9.955e+07


















Potentially Big Congestion Reduction







19



Big Block Placement: Good, Bad, Ugly?






Hand Placed Blocks

Automatic Block Placement




Pipeline Paths: Bad






Example Four Cycle Path






What about Buffering?






What about Buffering?






Interference From Other Logic






Interference From Other Logic







Buffer Aware Routing: Ugly






Blockage Avoidance Routing






IBM

Buffering Restricts Global Routing






Buffer Pileups






The Corona Effect





Getting Across Town






Fat Metal Wires Are Freeway Overpasses






1990s Uniform Wire Sizing in Optimization






The Academics: Wire Synthesis in the 1990s



Simultaneous Buffering and Wire Tapering






Was Wire Tapering Worthwhile? well if at all Route Even With ວາ

Theoretical formula: 3.5% difference in optimal cases




Performing Layer Assignment

37





Global Routing Congestion




Global placement tries to achieve routability by minimizing wirelength


Hotspots are inevitable

- Could make design unroutable
- Detours hurt timing closure
- Scenics \rightarrow electrical violations
- Must directly model congestion



Overly Simplified Congestion Reduction Flow







IEM		_	
	=		
	_		

Problems with CRISP


- Alleys in blockages
- Can't solve over congestion
- No capturing of local issues








Why Do We Still Do Custom Design?





The Power of Our Friends

























You see, in this world there's two kinds of people, my friend: Those with loaded guns and those who dig. You dig.

- Blondie

You see, in this world there's two kinds of people, my friend: Those in charge of the design tools and methodology and those who design. You design.