|
![](https://www.ieee.org/graphics/onepixel.gif) |
![](https://www.ieee.org/graphics/onepixel.gif) |
|
![](sscs_banner.gif)
Technical
Seminar |
![](https://www.ieee.org/graphics/onepixel.gif) |
![](https://www.ieee.org/graphics/onepixel.gif) |
|
CMOS Technology & Business Trends - Can The Industry Afford It?
|
|
DATE/TIME
Friday, December 13, 2002
( 4:00pm to 6:00pm)
|
PLACE
Glover Bldg. Rm. 201 (CSU,
Fort Collins, CO)
|
|
ABSTRACT
Can the semiconductor industry
afford to continue advancing? The
semiconductor industry, led by CMOS technology,
has had an astounding run of increasing functionality and performance
at lower cost and power for over 40 years. Recently it has hit some
inflection points. Technical: changes in materials, new reliability
mechanisms, power consumption. Business:
megafabs, fragmented value chain, mask
costs, minimum lot costs, design costs. Will these be overcome as past
obstacles have or will they profoundly change
the character of the industry?
|
PRESENTATION SLIDES
pdf |
|
PETER O'NEILL
(Agilent Technologies, Fort Collins, CO)
|
|
Peter M. O'Neill is Senior Research
Engineer in the Automatic Test Innovations Department of Agilent Labs, working in
the areas of RF system-on-a-chip test, system integration trends,
defect-based testing, and wafer-level testing. He received his
BSEE and MSEE from Purdue University, Lafayette, IN, in 1977 and 1978,
respectively. Pete then joined Hewlett-Packard Company where he
has worked in process, device, SPICE modeling, and reliability
engineering. Shortly after Agilent's spin-off from
Hewlett-Packard, he joined the central labs to work on IC test.
He currently researches methods for testing integrated circuits in
manufacturing, especially how changes in process technology interact with
test. |
|