|
|
|
Technical
Seminar
Distinguished Lecturer Series |
|
|
|
|
2D to 3D MOS Technology Evolution for Circuit
Designers |
|
DATE/TIME
Friday, December 14, 2012 (1:00pm to 4:30pm) |
PLACE
AMD Fort Collins Campus (Fort
Collins, CO)
|
DIRECTIONS
|
From I-25, take Harmony Road Exit (Exit 265) westbound, and enter AMD
campus on right immediately following Harmony/Ziegler intersection.
AMD is located on the NW corner of Harmony Road and Ziegler Road.
Proceed to 3rd floor for escort to seminar auditorium. Non-AMD
employees: please arrive at 12:45am for security sign-in and escort.
|
COST
Free. As always, food &
drinks will be provided. |
RSVP
Send e-mail to
https://gomartin.net/sscs/2012/rsvp_2012_12_14.htm. |
|
ABSTRACT |
Despite increasing economic and technical challenges to scale CMOS, we
continue to witness unprecedented performance with 22-nm fully-depleted
tri-gate devices now in production. This tutorial seminar offers a
summary of how CMOS device technology has progressed over the past two
decades. We will review MOS device and short-channel fundamentals to
motivate how device architectures in production have evolved to
incorporate elements such as halos and spacers, mechanical strain
engineering, high-K dielectric and metal gate, fully-depleted SOI and
finally, fully-depleted tri-gate.. |
PRESENTATION SLIDES
pdf |
|
DR. ALVIN
LOKE (Advanced Micro Devices, Fort Collins, CO)
|
|
Alvin Loke received the BASc (Eng. Physics) degree from
the University of British Columbia in 1992, and the MSEE and PhDEE
degrees from Stanford University in 1994 and 1999, respectively. His
doctoral work focused on copper interconnects with low-K polymer
dielectrics. From 1998 to 2001, he worked on CMOS technology integration
at HP Labs and then at Chartered Semiconductor Manufacturing as an
Agilent assignee. In 2001, he transferred to Colorado where he designed
CMOS PLL circuits for embedded SerDes and ASIC core clocking. In 2006,
he joined Advanced Micro Devices where he currently designs high-speed
links and addresses analog/mixed-signal concerns for next-generation
CMOS. Alvin has authored 40 publications and holds 12 US patents. He has
served on the CICC technical program committee and as Guest Editor of
the Journal of Solid-State Circuits. He is presently the SSCS Webinar
Taskforce Chair and a SSCS Distinguished Lecturer.. |
|
|