

Channel Equalization Techniques for High-Speed Electrical Links







Sam Palermo
Analog & Mixed-Signal Center
Texas A&M University

Outline

- Introduction
- Channel characteristics
- Equalizer circuits
- Equalizer adaptation techniques
- Optical interconnects
- Conclusion

Chip-to-Chip Signaling Trends


	<u>Decade</u>	<u>Speeds</u>	<u>Transceiver Features</u>
<p>Lumped capacitance</p> 	1980's	>10Mb/s	Inverter out, inverter in
<p>Transmission line</p> 	1990's	>100Mb/s	Termination Source-synchronous clk.
<p>Lossy transmission line</p> 	2000's	>1 Gb/s	Pt-to-pt serial streams Pre-emphasis equalization
	Present	>10 Gb/s	Adaptive Equalization, Advanced low power clk. Alternate channel materials

Slide Courtesy of Frank O'Mahony & Brian Casper, Intel

Increasing Bandwidth Demand

- Single \Rightarrow Multi \Rightarrow Many-Core μ Processors
- Tera-scale many-core processors will aggressively drive aggregate inter- and intra-chip bandwidth


Intel Teraflop Research Chip



- 80 processor cores
- On-die mesh interconnect network w/ $>2\text{Tb/s}$ aggregate bandwidth
- 100 million transistors
- 275mm^2


[Vangal JSSC 2008]

ITRS Projections*



[ITRS 2009]


High-Speed Electrical Link System



Outline

- Introduction
- Channel characteristics
- Equalizer circuits
- Equalizer adaptation techniques
- Optical interconnects
- Conclusion

Electrical Backplane Channel



- Frequency dependent loss
 - Dispersion & reflections
- Co-channel interference
 - Far-end (FEXT) & near-end (NEXT) crosstalk

Loss Mechanisms

- Dispersion

$$\frac{V(x)}{V(0)} = e^{-(\alpha_R + \alpha_D)x}$$


- Skin effect, α_R

$$\text{Skin Depth, } \delta_{sd} = \left(\frac{\rho}{\mu \pi f} \right)^{1/2}$$


$$\alpha_R = \frac{R_{AC}}{2Z_0} = \frac{\rho L}{\delta_{sd} \pi D 2Z_0} = \frac{2.61 \times 10^{-7}}{\pi D 2Z_0} \sqrt{f}$$

- Dielectric loss, α_D

$$\alpha_D = \frac{\pi \sqrt{\epsilon_r} \tan \delta_D f}{c}$$



Dispersion Loss






1m 8mil 50Ω stripguide with GETEK dielectric

B. Dally *et al*, "Digital Systems Engineering,"

Reflections



- Commonly caused by board via stubs and on-chip termination mismatches

$$\frac{V_r}{V_i} = \frac{Z_r - Z_0}{Z_r + Z_0}$$








Crosstalk

- Occurs mostly in package and board-to-board connectors
- FEXT is attenuated by channel response and has band-pass characteristic
- NEXT directly couples into victim and has high-pass characteristic




Channel Performance Impact



Outline


- Introduction
- Channel characteristics
- Equalizer circuits
- Equalizer adaptation techniques
- Optical interconnects
- Conclusion

Link with Equalization




Channel Performance Impact


Channel Responses




10Gb/s Pulse Responses




10Gb/s Eye - Desktop Channel








10Gb/s Eye - Refined BP Channel



10Gb/s Eye - Legacy BP Channel




Channel Performance Impact




Channel Equalization

- Equalization goal is to flatten the frequency response out to the Nyquist Frequency and remove time-domain ISI




Link with Equalization



TX FIR Equalization




- TX FIR filter pre-distorts transmitted pulse in order to invert channel distortion at the cost of attenuated transmit signal (de-emphasis)

$$V_{out}(0) = [I_{-1}D(1) + I_0D(0) + I_1D(-1) + I_2D(-2)] \left(\frac{R_{TERM}}{2} \right)$$





"A Low Power 10Gb/s Serial Link Transmitter in 90-nm CMOS," A. Rylyakov et al., CSICS 2005

6Gb/s TX FIR Equalization Example




- Pros
 - Simple to implement
 - Can cancel ISI in pre-cursor and beyond filter span
 - Doesn't amplify noise
 - Can achieve 5-6bit resolution
- Cons
 - Attenuates low frequency content due to peak-power limitation
 - Need a "back-channel" to tune filter taps



TX FIR Equalization – Time Domain

For 10Gbps : $W(z) = -0.131 + 0.595z^{-1} - 0.274z^{-2}$





$$W = [-0.131 \quad 0.595 \quad -0.274]$$

Low Frequency Response (Sum Taps)

$$[\dots \quad 1 \quad 1 \quad 1 \quad \dots] * [-0.131 \quad 0.595 \quad -0.274] = [\dots \quad 0.190 \quad 0.190 \quad 0.190 \quad \dots]$$


Nyquist Frequency Response (Sum Taps w/ Alternating Polarity)

$$[\dots \quad -1 \quad 1 \quad -1 \quad \dots] * [-0.131 \quad 0.595 \quad -0.274] = [\dots \quad 1 \quad -1 \quad 1 \quad \dots]$$



TX FIR Equalization – Freq. Domain

For 10Gbps : $W(z) = -0.131 + 0.595z^{-1} - 0.274z^{-2}$




$$W(z) = -0.131 + 0.595z^{-1} - 0.274z^{-2}$$

w/ $z = e^{j2\pi f T_s} = \cos(2\pi f T_s) + j \sin(2\pi f T_s)$

Low Frequency Response ($f = 0$)

$$z = \cos(0) + j \sin(0) = 1 \Rightarrow W(f = 0) = 0.190 \Rightarrow -14.4 \text{ dB}$$



Nyquist Frequency Response $\left(f = \frac{1}{2T_s} \right)$

$$z = \cos(\pi) + j \sin(\pi) = -1 \Rightarrow W\left(f = \frac{1}{2T_s}\right) = -1 \Rightarrow 0 \text{ dB}$$


Note: $T_s = T_b = 100 \text{ ps}$

- Equalizer has 14.4dB of frequency peaking
 - Attenuates DC at -14.4dB and passes Nyquist frequency at 0dB


TX FIR Circuit Architectures

- Direct FIR vs Segmented DAC
- Direct FIR
 - Parallel output drivers for output taps
 - Each parallel driver must be sized to handle its potential maximum current
 - Lower power & complexity
 - Higher output capacitance
- Segmented DAC
 - Minimum sized output transistors to handle peak output current
 - Lowest output capacitance
 - Most power & complexity
 - Need mapping table (RAM)
 - Very flexible in equalization

Direct FIR




Segmented DAC




Direct FIR Equalization


$$V_{out}(0) = [I_{-1}D(1) + I_0D(0) + I_1D(-1) + I_2D(-2)] \left(\frac{R_{TERM}}{2} \right)$$



"A Low Power 10Gb/s Serial Link Transmitter in 90-nm CMOS," A. Rylyakov et al., CSICS 2005




Link with Equalization




RX FIR Equalization

- Delay analog input signal and multiply by equalization coefficients
- Pros
 - With sufficient dynamic range, can amplify high frequency content (rather than attenuate low frequencies)
 - Can cancel ISI in pre-cursor and beyond filter span
 - Filter tap coefficients can be adaptively tuned without any back-channel
- Cons
 - Amplifies noise/crosstalk
 - Implementation of analog delays
 - Tap precision





RX Equalization Noise Enhancement

- Linear RX equalizers don't discriminate between signal, noise, and cross-talk
 - While signal-to-distortion (ISI) ratio is improved, SNR remains unchanged




Analog RX FIR Equalization Example


- 5-tap equalizer with tap spacing of $T_b/2$



3rd-order delay cell



1Gb/s experimental results




Before Equalizer: 23meters


After Equalizer: 23meters

Digital RX FIR Equalization

- Digitize the input signal with high-speed low/medium resolution ADC and perform equalization in digital domain
 - Digital delays, multipliers, adders
 - Limited to ADC resolution
- Power can be high due to very fast ADC




Digital RX FIR Equalization Example





- 12.5GS/s 4.5-bit Flash ADC in 65nm CMOS [Harwood ISSCC 2007]
- 2-tap FFE & 5-tap DFE
- XCVR power (inc. TX) = 330mW, Analog = 245mW, Digital = 85mW



Link with Equalization



RX CTLE Equalization




- Pros
 - Provides gain and equalization with low power and area overhead
 - Can cancel both pre-cursor and long-tail ISI
- Cons
 - Generally limited to 1st order compensation
 - Amplifies noise/crosstalk
 - PVT sensitivity
 - Can be hard to tune



Passive CTLE

- Passive structures offer excellent linearity, but no gain at Nyquist frequency



$$H(s) = \frac{R_2}{R_1 + R_2} \frac{1 + R_1 C_1 s}{1 + \frac{R_1 R_2}{R_1 + R_2} (C_1 + C_2) s}$$


$$\omega_z = \frac{1}{R_1 C_1}, \quad \omega_p = \frac{1}{\frac{R_1 R_2}{R_1 + R_2} (C_1 + C_2)}$$

$$\text{DC gain} = \frac{R_2}{R_1 + R_2}, \quad \text{HF gain} = \frac{C_1}{C_1 + C_2}$$


$$\text{Peaking} = \frac{\text{HF gain}}{\text{DC gain}} = \frac{\omega_p}{\omega_z} = \frac{R_1 + R_2}{R_2} \frac{C_1}{C_1 + C_2}$$

Active CTLE

- Input amplifier with RC degeneration can provide frequency peaking with gain at Nyquist frequency
- Potentially limited by gain-bandwidth of amplifier
- Amplifier must be designed for input linear range
 - Often TX eq. provides some low frequency attenuation
- Sensitive to PVT variations and can be hard to tune
- Generally limited to 1st-order compensation



[Gondi JSSC 2007]



$$H(s) = \frac{g_m}{C_p} \frac{1 + \frac{1}{s R_S C_S}}{\left(s + \frac{1 + g_m R_S / 2}{R_S C_S} \right) \left(s + \frac{1}{R_D C_p} \right)}$$


$$\omega_z = \frac{1}{R_S C_S}, \quad \omega_{p1} = \frac{1 + g_m R_S / 2}{R_S C_S}, \quad \omega_{p2} = \frac{1}{R_D C_p}$$

$$\text{DC gain} = \frac{g_m R_D}{1 + g_m R_S / 2}, \quad \text{Ideal peak gain} = g_m R_D$$

$$\text{Ideal Peaking} = \frac{\text{Ideal peak gain}}{\text{DC gain}} = \frac{\omega_{p1}}{\omega_z} = 1 + g_m R_S / 2$$


Active CTLE Tuning

- Tune degeneration resistor and capacitor to adjust zero frequency and 1st pole which sets peaking and DC gain
- Increasing C_S moves zero and 1st pole to a lower frequency w/o impacting (ideal) peaking
- Increasing R_S moves zero to lower frequency and increases peaking (lowers DC gain)
 - Minimal impact on 1st pole



$$\omega_z = \frac{1}{R_S C_S}, \quad \omega_{p1} = \frac{1 + g_m R_S / 2}{R_S C_S}$$


Link with Equalization



RX Decision Feedback Equalization (DFE)

- DFE is a **non-linear** equalizer
- Slicer makes a **symbol decision**, i.e. quantizes input
- ISI is then directly subtracted from the incoming signal via a feedback FIR filter

$$z_k = y_k - w_1 \tilde{d}_{k-1} \cdots - w_{n-1} \tilde{d}_{k-(n-1)} - w_n \tilde{d}_{k-n}$$




RX Decision Feedback Equalization (DFE)

- Pros


- Can boost high frequency content without noise and crosstalk amplification
- Filter tap coefficients can be adaptively tuned without any back-channel

$$z_k = y_k - w_1 \tilde{d}_{k-1} \cdots - w_{n-1} \tilde{d}_{k-(n-1)} - w_n \tilde{d}_{k-n}$$



- Cons


- Cannot cancel pre-cursor ISI
- Chance for error propagation
 - Low in practical links (BER=10⁻¹²)
- Critical feedback timing path
- Timing of ISI subtraction complicates CDR phase detection






[Payne]

DFE Example

- If only DFE equalization, DFE tap coefficients should equal the unequalized channel pulse response values $[a_1 \ a_2 \ \dots \ a_n]$
- With other equalization, DFE tap coefficients should equal the pre-DFE pulse response values




$$[w_1 \ w_2] = [a_1 \ a_2]$$




Direct Feedback DFE Example (TI)



- 6.25Gb/s 4-tap DFE
 - $\frac{1}{2}$ rate architecture
 - Adaptive tap algorithm
 - Closes timing on 1st tap in $\frac{1}{2} UI$ for convergence of both adaptive equalization tap values and CDR



Feedback tap mux





Direct Feedback DFE Critical Path




$$t_{CLK \rightarrow QSA} + t_{PROPMUX} + t_{PROPA2} \leq 1UI$$

- Must resolve data and feedback in 1 bit period
 - TI design actually does this in $\frac{1}{2}UI$ for CDR

DFE Loop Unrolling




- Instead of feeding back and subtracting ISI in 1UI
- Unroll loop and pre-compute 2 possibilities (1-tap DFE) with adjustable slicer threshold
- With increasing tap number, comparator number grows as $2^{\text{#taps}}$



$$\tilde{d}_k = \begin{cases} \text{sgn}(y_k - w_1) & \text{"if"} \tilde{d}_{k-1} = 1 \\ \text{sgn}(y_k + w_1) & \text{"if"} \tilde{d}_{k-1} = -1 \end{cases}$$


DFE Resistive-Load Summer




$$\text{Summer Swing} = IR, \quad \tau = RC$$

- Summer performance is critical for DFE operation
- Summer must settle within a certain level of accuracy (>95%) for ISI cancellation
- Trade-off between summer output swing and settling time
- Can result in large bias currents for input and taps

DFE Integrating Summer




[Park ISSCC 2007]




- Integrating current onto load capacitances eliminates RC settling time
- Since $\Delta T / C > R$, bias current can be reduced for a given output swing
 - Typically a 3x bias current reduction

Digital RX FIR & DFE Equalization Example





- 12.5GS/s 4.5-bit Flash ADC in 65nm CMOS [Harwood ISSCC 2007]
- 2-tap FFE & 5-tap DFE
- XCVR power (inc. TX) = 330mW, Analog = 245mW, Digital = 85mW

DFE with Feedback FIR Filter



- DFE with 2-tap FIR filter in feedback will only cancel ISI of the first two post-cursors


"Smooth" Channel



- A DFE with FIR feedback requires many taps to cancel ISI
- Smooth channel long-tail ISI can be approximated as exponentially decaying
 - Examples include on-chip wires and silicon carrier wires


DFE with IIR Feedback

[Liu ISSCC 2009]



- Large 1st post-cursor $H1$ is canceled with normal FIR feedback tap
- Smooth long tail ISI from 2nd post-cursor and beyond is canceled with low-pass IIR feedback filter
- Note: channel needs to be smooth (not many reflections) in order for this approach to work well


DFE with IIR Feedback RX Architecture



[Liu ISSCC 2009]

Merged Summer & Partial Slicer



[Liu ISSCC 2009]



- Integrating summer with regeneration PMOS devices to realize partial slicer operation

Merged Mux & IIR Filter

[Liu ISSCC 2009]



- Low-pass response (time constant) implemented by R_D and C_D
- Amplitude controlled by R_D and I_D
- 2 UI delay implemented through mux to begin cancellation at 2nd post-cursor

Outline



- Introduction
- Channel characteristics
- Equalizer circuits
- Equalizer adaptation techniques
- Optical interconnects
- Conclusion

Setting Equalizer Values

- Simplest approach to setting equalizer values (tap weights, poles, zeros) is to fix them for a specific system
 - Choose optimal values based on lab measurements
 - Sensitive to manufacturing and environment variations
- An adaptive tuning approach allows the optimization of the equalizers for varying channels, environmental conditions, and data rates
- Important issues with adaptive equalization
 - Extracting equalization correction (error) signals
 - Adaptation algorithm and hardware overhead
 - Communicating the correction information to the equalizer circuit

TX FIR Adaptation Error Extraction

- While we are adapting the TX FIR, we need to measure the response at the receiver input
- Equalizer adaptation (error) information is often obtained by comparing the receiver input versus the desired symbol levels, $dLev$
- This necessitates additional samplers at the receiver with programmable threshold levels



[Stojanovic JSSC 2005]

TX FIR Adaptation Algorithm

- The sign-sign LMS algorithm is often used to adapt equalization taps due to implementation simplicity



$$w_{n+1}^k = w_n^k + \Delta_w \text{sign}(d_{n-k}) \text{sign}(e_n)$$

w = tap coefficients, n = time instant, k = tap index, d_n = received data,

e_n = error with respect to desired data level, $dLev$


- As the desired data level is a function of the transmitter swing and channel loss, the desired data level is not necessarily known and should also be adapted

$$dLev_{n+1} = dLev_n - \Delta_{dLev} \text{sign}(e_n)$$



TX FIR Common-Mode Back-Channel


- In order to communicate FIR tap update information back to the TX, a back-channel is necessary
- One option is to use low data rate ($\sim 10\text{Mb/s}$) common-mode signaling from the RX to TX on the same differential channel



[Stojanovic JSSC 2005]

TX FIR Data Encoder Back-Channel


- Another option is to use a high-speed TX channel on the RX side that communicates data back to the TX under adaptation
- Flexibility in data encoding (8B10B/Q) allows low data rate tap adaptation information to be transmitted back without data rate overhead



[Stonick JSSC 2003]

CTLE Tuning with PSD Measurement


- One approach to CTLE tuning is to compare low-frequency and high-frequency spectrum content of random data
- For ideal random data, there is a predictable ratio between the low-frequency power and high-frequency power
- The error between these power components can be used in a servo loop to tune the CTLE



$$s_x(f) = T_b \left[\frac{\sin(\pi f T_b)}{\pi f T_b} \right]^2$$



$$\int_0^{f_m} s_x(f) df = \int_{f_m}^{\infty} s_x(f) df = \frac{1}{4}$$

$$\text{where } f_m \approx \frac{0.28}{T_b}$$





CTLE Tuning w/ Output Amplitude Measurement

- CTLE tuning can also be done by comparing low-frequency and high-frequency average amplitude
- Approximating the equalized data as a sine wave, a predictable ratio exists between the low frequency average and high-frequency average
- Equalizer settings are adjusted until the high frequency peak-to-peak swing matches the low-frequency peak-to-peak swing



DFE Tuning




- 2x oversampling the equalized signal at the edges can be used to extract information to adapt a DFE and drive a CDR loop
- Sign-sign LMS algorithm used to adapt DFE tap values


Outline

- Introduction
- Channel characteristics
- Equalizer circuits
- Equalizer adaptation techniques
- Optical interconnects
- Conclusion


High-Speed Optical Link System



- Optical interconnects remove many channel limitations
 - Reduced complexity and power consumption
 - Potential for high information density with wavelength-division multiplexing (WDM)



Wavelength-Division Multiplexing



- WDM allows for multiple high-bandwidth (10+ Gb/s) signals to be packed onto one optical channel

Conclusion & Future Trends

- Data rates are scaling faster than electrical channel bandwidths, necessitating higher complexity, adaptive, and more efficient equalization circuits
- Nanometer CMOS scaling also provides the potential for more advanced systems to deal with ISI
 - ADC front-ends with complex digital equalization
 - Error-correction coding
- On the horizon are optical interconnect systems which provide the potential for distance-independent bandwidth which scales with the number of wavelengths/channel