
Agile Hardware Design with a Generator-Based Methodology

Elad Alon




UC Berkeley

Driving Applications Are Diversifying




 Custom silicon needed for the cloud and a diverse set of applications with varying demands


ASICs Are Expensive




ASICs Are Expensive




ASICs Are Expensive




Software Had a Similar Problem



Software Had a Similar Problem



Can Chip Design Be Agile?



- Need methodologies and flows for:
 - Scalable designs
 - Rapid design turn-around
 - Aggressive re-use
 - Agile verification and validation

The Key Missing Piece

- Dearth of re-use is the dominant problem
 - Yes, lots of IP is out there
 - But that IP is largely "black-box" hard to extend, modify, verify
- Approach: don't deliver instances capture designer methodology in generators!
 - Facilitates re-use via parameterization and incremental extension (of the generator – not the instance)
- So how do we do this, and how well does it really work?
 - Answering this question is the goal of our DARPA CRAFT team

CRAFT Team



Richard Berger

Contains unpublished material – do not redistribute

Outline

Agile Design

• Generators for Digital: Chisel, FIRRTL, and Hammer

- Generators for Analog: BAG
- Overall Flow + Verification
- Generators and SoCs
- Effort Data and Looking Forward

Digital Generators: Chisel


- <u>Constructing Hardware In Scala</u>
 <u>Embedded Language</u>
- Chisel is a Hardware Construction
 Language:
 - Software library whose classes represent hardware primitives
 - Methods connect the classes together
 - So executing the software constructs a graph representing the RTL

```
import chisel3._
class GCD extends Module {
  val io = IO(new Bundle {
   val a = Input(UInt(32.W))
   val b = Input(UInt(32.W))
   val e = Input(Bool())
   val z = Output(UInt(32.W))
   val v = Output(Bool())
  })
 val x = Reg(UInt(32.W))
  val y = Reg(UInt(32.W))
  when (x > y) \{ x := x - y \}
  .otherwise { y := y - x }
 when (io.e) { x := io.a; y := io.b }
  io_z := x
  io.v := y === 0.U
```


J. Bachrach et al., DAC 2012

Chisel Provides Same Control as RTL

- Same hardware abstraction level
 - Compiler is NOT fancy
 - Very different from high-level synthesis
- Higher software abstraction level
 - Powerful parameterization, functional and object-oriented programming, static typing
 - Huge base of existing software libraries




ChiseIDSP



Supports number representation agnostic generator design

• Datatypes and associated operators can real/complex, fixed/floating-point without rewriting any of the core generator code


Chisel-Designed Chips



Raven, Hurricane: ST 28nm FDSOI, SWERVE: TSMC 28nm EOS: IBM 45nm SOI, CRAFT: 16nm TSMC

Important Note About Reuse


Downstream constraints may require changes to RTL



 Separating concerns between RTL and platform-specific optimizations maximizes reuse


Borrow From Software Again

- FIRRTL: Flexible IR for RTL
 - Basically "LLVM for hardware"
- Frontend parser translates RTL source into IR
- Transformations on IR enable projector platform-specific changes
 - Without altering the original RTL
 - Transformations are composable
- Backend emits the final design



A. Izraelevitz et al., *ICCAD* 2017

<u>A Chisel Environment for DSP</u> Generator Design




 Combination of FIRRTL and ChiseIDSP capabilities enable single, unified environment for algorithm and hardware design as well as development

Common User Interface


Digital Physical Design


- CAD tools highly automated and very powerful
 - And Cadence's recently introduced common user interface further streamlines RTL to GDS flow by enabling a single environment across tools



Generators for Physical Design

- Nonetheless, designer knowledge/expertise still critical
 - Follow the same basic approach and capture expert designers' methodologies as executable code
- Hammer is a newly developed framework to enable this
 - Example floorplans generated by Hammer:







Outline


- Agile Design
- Generators for Digital: Chisel, FIRRTL, and Hammer
- Generators for Analog: BAG
- Overall Flow + Verification
- Generators and SoCs
- Effort Data and Looking Forward

Core Analog Design Loop



A More Representative Depiction...







Berkeley cadence

NORTHROP GRUMMAN

BAE SYSTEMS




Reminder: Proposed Approach



Berkeley Analog Generator (BAG)


- Open-source Python-based framework allowing executable specification of design procedure
- I.e., BAG takes care of the "plumbing"
 - BAG's Python scripts interact directly with user's Virtuoso instance




J. Crossley et al., *ICCAD* 2013 E. Chang et al., CICC 2018

Full Generator Overview

- Schematic/layout generators produce actual views based on low-level structural parameters
- Design script captures algorithm that translates input specifications to structural parameters




Design Script Example




- Designer codifies methodology in Python
- I.e., based on specs/simulation results, how would you choose/modify circuit parameters
 - Design equations, transistor lookup tables, binary search, etc.

Example 1: EM-Driven Resistor Sizing




Example 2: Diff. Amp. Sizing



Methodology for Layout?

- Hard to "reuse" a bunch of polygon drawing commands...
- Really want to re-use the "floorplan strategy"
 - I.e., how to construct the floorplan as a function of the parameters
- Two key realizations enabling portability and parameterization:
 - Focus on capturing "conceptual" floorplan and electrical constraints instead of process-specific geometry details
 - Enforce a routing (and hence device) grid to simply DRC issues (even in advanced processes)

Floorplan Invariance Example





- Rows of transistors, internal connections vertical, external connections horizontal
- General structure driven by electrical constraints, and remains invariant across technologies

Addressing DRC Explosion

 Advanced processes push even custom layouts to be template/grid based


 BAG improves portability by enforcing a layer-by-layer, customizable routing grid






Example: Diff. Amp. Generator

- Input specs: Gain, BW
- Same code produces all three (DRC/LVS clean) instances
 - Only code difference is implementation of process-specific primitives






Some More Generators We've Built So Far




Switch-Cap DAC


A REAL PROPERTY AND INCOME.	A REAL PROPERTY AND A REAL
INCOME A DIVISION OF A DIVISIONO OF A DIVISIO OF A DIVISIONO OF A DIVISIO OF A DIVISIONO O	
The surger of some states	25-re +
THE REPAIR OF STREET	THE REAL PROPERTY AND IN CASE
Battingeniterit a stratt	
and a second survey of many state	A DING & BALLEY DI LES
in the subscript of the	and state and state of the stat
States & modes above & modBill	Contractor of the second s
THE R. P. LEWIS CO., LANSING MICH.	T THE R. LEWIS CO.
and a section in such	Contraction of the local division of the loc
A REAL PROPERTY OF THE PARTY OF	COLUMN & MARKED WARE

R-ladder DAC




SAR ADC





Time-Interleaved SAR ADC



SerDes TX


SerDes RX


Yes, These Are Portable and Parameterized Too

ADC Core ST 28nm FDSOI GF 22nm FD Ward Ward Ward Ward Ward **TSMC 16nm**


Carles - River - River - River - River


SerDes RX Core (variable taps)






SerDes RX Datapath






Performance?

- Generated circuits can be even better than custom...
 - Computers are much better at iteration than humans






Outline


- Agile Design
- Generators for Digital: Chisel
- Generators for Analog: BAG
- Overall Flow + Verification
- Generators and SoCs
- Effort Data and Looking Forward

CRAFT Generator-Based Flow



- Verification costs just as much as or even more than design
 - If generating the designs, need to generate the verification environment and tests too

CRAFT Generator-Based Flow




• IP-XACT used to pass parameters

• So that verification generators know what the instance actually is

Verification Generators

- Really two parts to this:
 - (1) Producing and checking the correct vectors






Verification Generators

• Really two parts to this:


- (1) Producing and checking the correct vectors
- (2) Hooking everything up correctly

Verification Generators

- Really two parts to this:
 - (1) Producing and checking the correct vectors
 - (2) Hooking everything up correctly
- When done manually, (2) can actually be the dominant time sink (and source of errors)
 - Fortunately, Cadence's Verification Workbench automates this as well
 - And automatically provides VIPs for standard interfaces, analysis of crossbars, ...




Applies At Multiple Levels of Hierarchy



Outline


- Agile Design
- Generators for Digital: Chisel
- Generators for Analog: BAG
- Overall Flow + Verification
- Generators & SoCs
- Effort Data and Looking Forward

SoC Generator: High-Level View



- Rocket processor system can include:
 - RISC-V processor(s), memory sub-system (L1/L2 caches, SRAM main memory), vector co-processor, DMA engine, serial adaptor, UART (3rd party IP), ...
- DSP chains parameterized in terms of:
 - Composition, bitwidths, pipeline depths, number of lanes, data types, connections to PG/LA, ...

Enabling Verification and Extension



AXI-S


- packs/unpacks data, adds SCR
- "DSPChain" generator automatically (configurably) adds Streaming to AXI Memory (SAM), expands crossbars, adds testing MUXes, ...

ack

DSP


 \mathbf{x}


Generated TSMC 16nm SoC: CraftP1




• 200-400MHz Rocket core, 4-lane vector proc., DMA accelerator, 512kB L2 cache, 8MB SRAM

Generated TSMC 16nm SoC: FFT2






- Sparse sampling ADC, 500MHz
 sparse FFT, Peeling decoder DSP
- Generated 15Gb/s SerDes front-end



Yes, The Silicon Worked

SerDes Frontend:



E. Chang et al., *VLSI* 2018
A. Whitcombe et al., *VLSI* 2018
A. Wang et al., *ESSCIRC* 2018
S. Bailey et al., *ASSCC* 2018


Outline

- Agile Design
- Generators for Digital: Chisel
- Generators for Analog: BAG
- Overall Flow + Verification
- Generators & SoCs
- Effort Data and Looking Forward

Phase 1 Chips and Generators

10.3M Gate Signal Analysis SoC (CraftP1)


4.2M Gate Sparse Recon. SoC




Phase 1 Chips and Generators

10.3M Gate Signal Analysis SoC (CraftP1)

4.2M Gate Sparse Recon. SoC




Phase 1 Chips and Generators




Phase 2 Chips and Generators

24.6M Gate Multiprocessor SoC (EAGLE)

2.3M Gate Al Accel.



Massive MIMO RF FE



ADC/DAC Generators


RF Frontend Generators

Phase 2 Chips and Generators


24.6M Gate Multiprocessor SoC (EAGLE)

2.3M Gate Al Accel.






Another Teaser



Another Teaser



Wrap-Up: Common "Questions"

- "Are you really saying that hardware designers even analog and layout engineers – should be writing re-usable code?"
 - Yes hire a Berkeley undergrad if you need help with coding
- "What if I don't know what my methodology is?"
 - If you designed a circuit, you must have had some kind of methodology
 - Generators force you to "record" (think more carefully about) what you actually did (in code)
- "What about future technologies with ML-GM, AI-FETs, and SIBL?"
 - Key is once again to figure out what your own methodology actually is

How You Can Get Started

- Open-source boot-camps available here:
 - Chisel: https://github.com/ucb-bar/generator-bootcamp
 - BAG: https://github.com/ucb-art/BAG2 cds ff mpt
- Reach out to me if you are interested in participating in a live/hosted bootcamp
- All generators developed under CRAFT are open-source and/or available for government use
 - Again, reach out to me if you are interested in finding out more
 - My email: elad@berkeley.edu

Acknowledgments

- DARPA CRAFT
- UCB CDN NGC BAE Team:
 - UCB: Stevo Bailey, Paul Rigge, Angie Wang, Eric Chang, Colin Schmidt, John Wright, Richard Lin, Adam Izraelevitz, Jaeduk Han, Howard Mao, Albert Ou, Zhongkai Wang, Chick Markley, Nathan Narevsky, Woorham Bae, Kosta Trotskovsky, Marko Kosunen, Edward Wang, Pengpeng Lu, Brian Richards, Jonathan Bachrach, Borivoje Nikolic
 - NGC: Steven Shauck, Sergio Montano, Justin Norsworthy, Munir Razzaque, Wen Hau Ma, Akalu Lentiro, Matthew Doerflein
 - Cadence: Darin Heckendorn, Chirag Goyal, Rudy Mason, Jim McGrath, Franco DeSeta, Mark Snowden, Ronen Shoham, Mike Stellfox, Eric Naviasky, Dan Fuhrman, Joseph Cole
 - BAE: Silviu Chiricescu, Richard Berger, Kendall Farnham
- BWRC and ADEPT sponsors