Reliability of scaled Metal Gate / High-K CMOS devices

Andreas Kerber, PhD

Intel Foundry IEEE Senior Member & Distinguished Lecturer



Promoting excellence in the field of electron devices for the benefit of humanity



EDS Field of Interest

The field of interest for EDS is all aspects of engineering physics, theory, experiment and simulation of electron and ion devices involving insulators, metals, organic materials, plasmas, semiconductors, quantum-effect materials, vacuum, and emerging materials





EDS MEMBERSHIP BENEFITS AND SERVICES

IEEE EDS Members enjoy an incredible array of free and deeply-discounted, membersonly benefits for only US\$20.00 per year. Students receive even more for only US\$10 a year! Here's a sample of the value of joining EDS:





EDS on Social Media

- EDS is on the following social media channels:
- Please Like/Follow/Connect with us.



Promoting excellence in the field of electron devices for the benefit of humanity. #ElectronDevicesSociety



IEEE Electron Devices Society @IEEEEDS





IEEE Electron Devices Society @IEEEElectronDevicesSociety · Non-profit organisation



JOIN TODAY!



ieee.org/eds



Disclaimer

- The opinions expressed in this lecture are my own and do not necessarily reflect the views of my employer, Intel Corp.
- The data presented in this lecture was collected and published during my employment with AMD & GLOBALFOUNDRIES

Brief history of semiconductor devices

- Dec 1947 invention of the point contact transistor by Shockley, Bardeen and Brattain at Bell Labs
 - Bipolar transistor went through various process improvements in the following years



- MOSFET was proposed in 1925 by Lilienfeld and first demonstrated by Atalla and Kahng at Bell Labs in 1959
- In 1958 Kilby at TI invented the first integrated circuit which was followed shortly after by Noyce at Fairchild with a "true" monolithic IC

Motivation



- G. Groeseneken et al., ESSDERC 2010.
 - MOS Technologies successfully scaled since ~1970 following scaling laws introduced by R. Dennard
 - Feature sizes reduced from $10\mu m$ to <100nm
 - Equivalent Oxide thickness scaled to ~1nm
 - Dopant concentration increased for gate control
 - Reduction in feature size and introduction of new materials presented challenges for characterization and modeling of advanced technology nodes

Technology Enablers for the last 2 decades



Critical FEOL reliability challenges accompanying CMOS scaling

- Ionic contamination of the gate dielectric caused by alkali metals (Na, K)
 - Reducing contamination from tooling, process and handling
- Hot carrier challenges
 - Focusing on implant process and introduction of lightly doped drain (LDD) process
- Gate oxide scaling limitation
 - Reexamining the time dependent dielectric breakdown (TDDB) model leading to the introduction of the power law model

• Bias Temperature Instability

- Minimizing impact of process (nitridation on NBTI, IL/HK thickness for PBTI in MG/HK technologies) and introduction of time resolved characterization
- Metal Gate / High-k reliability
 - Industry wide effort including research consortia's to address fundamental process and reliability challenges

Outline

- Introduction
- Discrete device reliability
 - TDDB mechanism
 - BTI characterization
 - Summary
- Circuit reliability
 - Ring oscillator degradation
 - Summary
- Outlook

Dielectric breakdown in MOS devices

- <u>Definition</u>: Dielectric breakdown occurred when the dielectric has lost its insulating property
- Losing insulating property in a dielectric leads to a current increase when connected to a voltage source
- Breakdown is a statistical process and failure times are modeled using Weibull statistic (β, t63%)



Bias Temperature Instability (BTI) CMOS devices

 The introduction of MG/HK into CMOS technologies added PBTI in nFETs as emerging device reliability mechanism in addition to NBTI in pFETs



 The introduction of MG/HK did not require an adaption in BTI characterization methodology



BTI recovery



- G. Chen, et al. EDL, Vol. 23, No. 12, pp. 734-736, 2002.
- S. Rangan, et al. IEDM, pp. 341–344, 2003.
- B. Kaczer, et al., IRPS, pp. 381-387, 2005.
- H. Reisinger, et al. IRPS, pp. 448-453, 2006.
- A. Kerber, et al., IEEE TED Vol. 55, No. 11, pp. 3175, 2008.
- K. Zhao, et al., IRPS, pp.50-54, 2010.

- BTI recovers when the stress bias is removed
- NBTI and PBTI show same qualitative features
- What is the impact of recovery on logic CMOS circuit degradation?

Method to assess reliability



A. Kerber et al., IEEE EDL, 2009.

Fast BTI characterization



Current degradation and voltage shift used as metric

Self heating characterization in bulk FinFET devices



- 1. Determine V_T (T) of MOSFET sensor by modulating chuck temperature
- 2. Measure V_T of MOSFET sensor without and with power dissipation in heater device
- 3. Determine ΔV_T and translate into ΔT and plot versus power per Fin in the heater
- → △T<30C covering typical HCI stress condition in 14nm bulk FinFETs
- Self-heating a growing concern for future nodes

Outline

Introduction

Discrete device reliability

- TDDB mechanism
- BTI characterization
- Summary

Circuit reliability

- Ring oscillator degradation
- Summary

Outlook

TDDB Figure of Merit



- Poor correlation between failure time and CET
- Strong correlation between t63% and gate leakage current
 - → t63% versus Jg used as FOM for process development

TDDB distribution and voltage dependence



- MG/HK TDDB follows Poisson scaling / vertical area scaling
 Increase in Weibull slope with increasing gate area
- Voltage dependence well described by power law model

Modeling TDDB failure distribution in core MG/HK devices

- Competing degradation of a dual layer gate stack
 - Failure distribution well described by applying the percolation concept with the assumption of different generation rates for interface and high-k layer



- Progressive failure
 - Since failure distributions are similar to ultra-thin SiON / poly-Si stacks, it is feasible that a similar concept applies to MG HK

S. Sahhaf et al., TED, pg. 1424, 2009.

 Competing degradation of a dual layer gate stack + progressive wear out

J. Sune et al., IEDM, pg. 230, 2010.

BTI mechanism in CMOS devices



- NBTI leads to build up of positive charge
- Interface states, hole traps in the interlayer and high-k layer are contributors

Band diagrams after R. G. Southwick III, et al., *IEEE TDMR*, vol. 11, pp. 236-243, 2011.

A. Kerber et al. IEEE EDL, Vol. 24, No. 2, pp. 87-89, 2003.



- PBTI leads to a build up of negative charge
- A defect band positioned in energy above the Si-conduction band edge is the primary cause and attributed to oxygen vacancies

BTI recovery effects using stress and sense method



- NBTI in conventional and PBTI in MG/HK devices show log(t) like recovery behavior
 - ➔ recovery studies need do cover many decades in time
 - → characterization focused to minimize sense duration

xBTI degradation in MG/HK devices



- Fast (2ms) & ultra-fast (10µs) xBTI degradation follows power law time evolution
- For NBTI 2ms & 10μs degradation merge at long stress times
- For PBTI negligible difference between 2ms & 10μs
 → fast versus ultra-fast characterization does not impact long term projection

PBTI scaling in nMOS



- HfO₂ thickness dependence for PBTI consistent with bulk-charging model $\rightarrow \Delta Vt \sim (t_{HfO2})^2$
- High-k thickness scaling an effective means to reduce PBTI

Planar versus FinFET xBTI comparison



- Consistent trend throughout the industry
- Substantial Reduction in nMOS PBTI → FinFETs operating at lower field
- Enhanced pMOS NBTI
 Change in crystal orientation or Roughness induced by Fin formation

BTI and its implication on circuits

 Voltage and time evolution of xBTI is frequently modeled using power law dependences

$$\Delta V_T \text{ or } \Delta Id_{sat} = A(t_{ref}, V_{ref}) \left(\frac{t}{t_{ref}}\right)^n \left(\frac{V}{V_{ref}}\right)^m$$

- In small devices BTI becomes a stochastic process
- Circuit implication:
 - For logic circuits like RO the mean degradation $(\overline{\Delta V_T} \text{ or } \overline{\Delta Id_{sat}})$ remains most relevant since the circuit is comprised of several stages
 - For SRAM circuits stochastic variations $(\sigma(\Delta V_T))$ in addition to mean degradation $(\overline{\Delta V_T})$ are important

Basic BTI model for thin oxide CMOS devices

data A. Kerber, S. Krishnan, E. Cartier, IEEE EDL, VOL. 30, NO. 12, pp. 1347-1349, 2009.



Discrete device stress modes to mimic circuit operation



- AC stress alters between stress and GND
- INV stress mimics relaxation in SRAM and inverter ROs

Frequency dependence of discrete device BTI



- No frequency dependence for BTI from sub-Hz to 10kHz for RMG FinFET and GF planar MG/HK devices
 - Remaining NBTI fraction: ~ 40% to ~60%
 - Remaining PBTI fraction: ~70% to ~90%
- No impact of stress mode on NBTI recovery while PBTI shows enhanced de-trapping for inverter stress

Stochastic BTI process



Test structure innovation to assess stochastic BTI



Modeling of stochastic BTI process

• How is BTI induced ΔV_{T} in small devices described?

$$\Delta V t_{use} = \Delta V t_{stress} \cdot A F_{volt} \cdot A F_{time} \cdot A F_{temp} \cdot A F_{percentile}$$

- Voltage, time and temperature dependence of the mean degradation is model as for large devices
- Percentile scaling is the main focus for stochastic BTI modeling
 - Popular choices are normal distribution, compound Poisson process (S. Rauch, TDMR 2002), Gamma functions (B. Kaczer, IRPS 2010), ...

How to validate stochastic BTI models

- Since most stochastic models describe the average behavior equally, large sample size is required to validate the tail
- Extending discrete device level testing beyond 3σ requires innovation
 - Shared gate devices
 - Variability test chip



Time-zero RTN and its impact on stochastic BTI



A. Kerber, IRPS, 2015.

٠q

nFET

MC sim

+q

- Voltage shift (V) RTN in scaled devices leads to random voltage shifts in
- CDF well reproduce by MC simulations with a σ =1.5mV and σ_{RTN} =9mV with adjusted P_{RTN}, P₊ and P₋
- RTN can dominate stochastic BTI for small degradation

Impact of RTN on BTI induced ΔV



- RTN causes significant t₀ skew in ∆V distribution and remains a contributor for small BTI degradation
- At technology relevant BTI degradation RTN becomes a diminishing factor

RTN impact well captured by MC simulations

Time-zero V_T and BTI induced ΔV_T variance comparison

A. Kerber, MR, Vol. 64, p. 145-151, 2016.



- Local V_T and BTI induced ΔV_T mismatch scale inversely with gate area
- Improved $V_{\rm T}$ mismatch for FinFETs due to reduced RDF compared to planar bulk and PDSOI devices
- Variance of large area devices across wafer limited by process variation for time-zero V_T and BTI induced ΔV_T

Discrete device reliability: Summary

- TDDB failure distributions in MG/HK Devices follows Poisson scaling and is successfully described by dual layer percolation model
- AC effects are critical for modeling logic circuits aging due to xBTI
- Decoupling RTN from xBTI and comprehending ΔV_T to V_T correlations important for the development of stochastic degradation models for SRAM devices
- Self-heating becoming a growing concern for scaled technology nodes

Outline

- Introduction
- Discrete device reliability
 - TDDB mechanism
 - BTI characterization
 - Summary

Circuit reliability

- Ring oscillator degradation
- Summary

Outlook

Time-resolved RO characterization



- Sub-ms sense intervals achieved via synchronized switching of power supply units (VDD RO, VDD divider, enable pin)
- RO frequency measured with digital scope using "jitter" function
- Degradation determined at nominal supply voltage
- Supply currents recorded to study dielectric breakdown

RO degradation based on CVS



- Static (DC) stress mode leading to higher frequency degradation compared to dynamic (AC) stress
- RO degradation in dynamic mode show negligible frequency dependence from GHz to MHz

Kinetic RO degradation model



- For poly-Si/SiON, fast RO degradation reveals HCI contribution to frequency degradation causing an increase in time-slope at high stress voltage
- For RMG bulk FinFET, the model parameter for RO degradation are consistent with device level NBTI and PBTI (n~0.25, VAE=7.5)

Evidence of Self-Heating in SOI FinFETs



A. Kerber and T. Nigam, MR, Vol. 81, p. 31-49, 2018.

- Bulk-FinFETs at short stress time show same degradation for 13 and 101 stage RO
- SOI-FinFETs at short stress time show ~1.75x higher degradation → temperature rise of ~30C at high stress condition

RO degradation and BD utilizing VRS



- Dielectric breakdown of ROs correlates very well with nFET TDDB based on supply current fail criteria
- Supply current increase typically occurs prior to erratic frequency changes making it a more robust breakdown monitor

RO VBD Poisson scaling



- RO VBD follows Poisson scaling of dielectric breakdown

 Dynamic stress shows ~100mV higher VBD compared to static stress
- Largest circuit area deviates to higher breakdown voltage due to IR since stress currents >10mA

Circuit reliability: Summary

- Frequency independence for BTI confirmed for frequencies ranging from 0.1Hz to 3GHz using RO circuits and discrete devices
- At short stress time and elevated junction temperature BTI dominates RO aging
- Hot Carrier contributions can be observed at longer stress times at high stress voltage and reduced junction temperature

Outlook

- Fundamentals of TDDB and BTI are not expected to alter in future MG/HK technology nodes (FinFETs, FDSOI, gate-all-around)
- With further reducing dimension stochastic variations remain in the focus
 - Time-zero and aging induced variation are in competition
 - Gate-to-contact TDDB is becoming an emerging failure mode and modeling / comprehending variation is key
- Self-heating is a growing concern in particular when moving to gate-all-around
- Device to circuit correlations are critical to establish performance and reliability trade-offs

Acknowledgment

- Discussion and contributions from former colleagues at GLOBALFOUNDRIES
 - T. Nigam, Z. Chbili, P. Paliwoda, W. McMahon, X. Wan, S. Uppal, R. Ranjan, S. Cimino, L. Pantisano, S. Purushothaman, F. Guarin, S. Rauch, G. Krause, D. Lipp, D. Rudolph, Yu-Yin Lin, B. Parameshwaran, ...
- Collaboration with Research partners
 - E. Cartier, S.A. Krishnan, B.P. Linder, R. G. Southwick III (IBM Research), B. Kaczer, J. Franco (IMEC), ...

Inte

All product and service plans, and roadmaps are subject to change without notice. Any forecasts of goods and services needed for Intel's operations are provided for discussion purposes only. Intel will have no liability to make any purchase in connection with forecasts published in this document. Code names are often used by Intel to identify products, technologies, or services that are in development and usage may change over time. No license (expressor implied, by estoppel or otherwise) to any intellectual property rights is granted by this document. Product and technology performance varies by use, configuration and other factors. Learn more at <a href="http://www.intel.com/PerformanceIndexand/www.intell

Reference to research results, including comparisons to technologies, products, process or package performance are estimates and do not imply availability. The products and services described may contain defects or errors which may cause deviation from published specifications. Current characterized errata are available on request. Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade. Statements in this document that refer to future plans or expectations are forward-looking statements. These statements are based on current expectations and involve many risks and uncertainties that could cause actual results to differ materially from those expressed or implied is used statements. For more information on the factors that could cause actual results to differ materially, see our most recent earnings release and SEC filings at <u>www.intc.com</u>.

© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others. This document contains information on products and technologies in development.