

Reliability of scaled Metal Gate / High-K CMOS devices

Andreas Kerber, PhD

Intel Foundry

IEEE Senior Member & Distinguished Lecturer



ELECTRON DEVICES SOCIETY

*Promoting excellence in the field of electron devices
for the benefit of humanity*

EDS Field of Interest

The field of interest for EDS is all aspects of engineering physics, theory, experiment and simulation of electron and ion devices involving insulators, metals, organic materials, plasmas, semiconductors, quantum-effect materials, vacuum, and emerging materials



EDS MEMBERSHIP BENEFITS AND SERVICES

IEEE EDS Members enjoy an incredible array of free and deeply-discounted, members-only benefits for only US\$20.00 per year. Students receive even more for only US\$10 a year! Here's a sample of the value of joining EDS:

EDUCATION

- Attend live [EDS Webinars](#), or **free** access to replays of past events on the [Webinar Archive](#)
- Attend [Virtual Chapter Events](#) throughout the world

PUBLICATION

- Keep abreast of the latest [technical content](#) with **free access** to top IEEE journals
- Read Technical Briefs and Society News in the [EDS Newsletter](#)

NETWORKING

- Network with **all** EDS members using the [IEEE EDS Member Roster](#)

AWARDS

- Access to [Cash Awards](#) and Recognition with our Student Fellowship Programs

LEADERSHIP

- Volunteer Opportunities in Humanitarian Programs and Society Governance

PROJECTS

- Members can request **funding** for humanitarian projects

EXPERIENCE

- Hear personal interviews with distinguished EDS members with our new [Podcast series](#)

FRIENDSHIP




- [Connect with EDS](#) on Social Media



IDEAS

- Coming Soon! EDS Resource Center – a portal to all EDS content

EDS on Social Media

- ▶ EDS is on the following social media channels:   
- ▶ Please Like/Follow/Connect with us.



IEEE
Electron
Devices
Society



IEEE Electron Devices Society
Non-profit Organization Management · Piscataway, New Jersey · 856 followers

Promoting excellence in the field of electron devices for the benefit of humanity.
#ElectronDevicesSociety



IEEE
Electron
Devices
Society



IEEE Electron Devices Society
@IEEEEDS



IEEE
Electron
Devices
Society



IEEE Electron Devices Society
@IEEEElectronDevicesSociety · Non-profit organisation

JOIN TODAY!



ieee.org/eds

Disclaimer

- The opinions expressed in this lecture are my own and do not necessarily reflect the views of my employer, Intel Corp.
- The data presented in this lecture was collected and published during my employment with AMD & GLOBALFOUNDRIES

Brief history of semiconductor devices


- Dec 1947 invention of the point contact transistor by Shockley, Bardeen and Brattain at Bell Labs
 - Bipolar transistor went through various process improvements in the following years



- MOSFET was proposed in 1925 by Lilienfeld and first demonstrated by Atalla and Kahng at Bell Labs in 1959
- In 1958 Kilby at TI invented the first integrated circuit which was followed shortly after by Noyce at Fairchild with a “true” monolithic IC

Motivation


G. Groeseneken et al., ESSDERC 2010.



- MOS Technologies successfully scaled since ~1970 following scaling laws introduced by R. Dennard
 - Feature sizes reduced from 10 μm to <100 nm
 - Equivalent Oxide thickness scaled to ~1 nm
 - Dopant concentration increased for gate control
- Reduction in feature size and introduction of new materials presented challenges for characterization and modeling of advanced technology nodes

Technology Enablers for the last 2 decades

T. Nigam, IIRW, 2011



Lithography Enabled

- Density
- Power / Performance
- Cost

Materials Enabled

- Power / Performance
- Strained Silicon
- High K / Metal Gates
- Low-K

3D enabled

- Density
- Functionality
- Integration

Critical FEOL reliability challenges accompanying CMOS scaling



- Ionic contamination of the gate dielectric caused by alkali metals (Na, K)
 - Reducing contamination from tooling, process and handling
- Hot carrier challenges
 - Focusing on implant process and introduction of lightly doped drain (LDD) process
- Gate oxide scaling limitation
 - Reexamining the time dependent dielectric breakdown (TDDB) model leading to the introduction of the power law model
- Bias Temperature Instability
 - Minimizing impact of process (nitridation on NBTI, IL/HK thickness for PBTI in MG/HK technologies) and introduction of time resolved characterization
- Metal Gate / High-k reliability
 - Industry wide effort including research consortia's to address fundamental process and reliability challenges

Outline

- Introduction
- Discrete device reliability
 - TDDDB mechanism
 - BTI characterization
 - Summary
- Circuit reliability
 - Ring oscillator degradation
 - Summary
- Outlook


Dielectric breakdown in MOS devices

- **Definition:** Dielectric breakdown occurred when the dielectric has lost its insulating property
- Losing insulating property in a dielectric leads to a current increase when connected to a voltage source
- Breakdown is a statistical process and failure times are modeled using Weibull statistic (β , $t_{63\%}$)




Bias Temperature Instability (BTI) CMOS devices


- The introduction of MG/HK into CMOS technologies added PBTI in nFETs as emerging device reliability mechanism in addition to NBTI in pFETs



- The introduction of MG/HK did not require an adaptation in BTI characterization methodology




BTI recovery



G. Chen, et al. EDL, Vol. 23, No. 12, pp. 734-736, 2002.
S. Rangan, et al. IEDM, pp. 341-344, 2003.
B. Kaczer, et al., IRPS, pp. 381-387, 2005.
H. Reisinger, et al. IRPS, pp. 448-453, 2006.
A. Kerber, et al., IEEE TED Vol. 55, No. 11, pp. 3175, 2008.
K. Zhao, et al., IRPS, pp.50-54, 2010.

- BTI recovers when the stress bias is removed
- NBTI and PBTI show same qualitative features
- **What is the impact of recovery on logic CMOS circuit degradation?**

Method to assess reliability



TDDDB

$$TBD_{CVS} = \frac{1}{RR} \left(\frac{1}{V_{CVS}} \right)^n \frac{VBD^{n+1}}{n+1}$$



A. Kerber et al., Microelectronics Reliability, 2007.

BTI

$$\Delta V_T(t_{CVS}, V_{CVS}) = A \cdot t_{CVS}^n \cdot V_{CVS}^m \quad \Delta V_T(RR_{VRS}, V_{VRS}^{\max}) = \frac{A}{(m/n + 1)^n} \frac{V_{VRS}^{\max m+n}}{RR_{VRS}^n}$$

A. Kerber et al., IEEE EDL, 2009.

Fast BTI characterization



Voltage shift through interpolation

$$\Delta V = V_{G_sense} - V_G(i) + (I_D(i) - I_{D_sense}(t)) \cdot \frac{V_G(i) - V_G(i-1)}{I_D(i) - I_D(i-1)}$$



Sense current degradation

$$\Delta I_D = \frac{I_D(0) - I_D(t)}{I_D(0)}$$

Current degradation and voltage shift used as metric

Self heating characterization in bulk FinFET devices

A. Kerber, MR, Vol. 64, p. 145-151, 2016.





1. Determine V_T (T) of MOSFET sensor by modulating chuck temperature
 2. Measure V_T of MOSFET sensor without and with power dissipation in heater device
 3. Determine ΔV_T and translate into ΔT and plot versus power per Fin in the heater
- ➔ $\Delta T < 30\text{C}$ covering typical HCI stress condition in 14nm bulk FinFETs
- ➔ Self-heating a growing concern for future nodes

Outline

- Introduction
- **Discrete device reliability**
 - TDDDB mechanism
 - BTI characterization
 - **Summary**
- Circuit reliability
 - Ring oscillator degradation
 - Summary
- Outlook

TDDB Figure of Merit


A. Kerber et al., IRPS, 2009.




- Poor correlation between failure time and CET
- Strong correlation between $t_{63\%}$ and gate leakage current
→ **$t_{63\%}$ versus J_g used as FOM for process development**

TDDDB distribution and voltage dependence

A. Kerber et al., IRPS, 2009.



A. Kerber et al., IRPS, 2010.




- MG/HK TDDDB follows Poisson scaling / vertical area scaling
 - Increase in Weibull slope with increasing gate area
- Voltage dependence well described by power law model

Modeling TDDDB failure distribution in core MG/HK devices

- Competing degradation of a dual layer gate stack

- Failure distribution well described by applying the percolation concept with the assumption of different generation rates for interface and high-k layer

T. Nigam et al., IRPS, 2009.



- Progressive failure

- Since failure distributions are similar to ultra-thin SiON / poly-Si stacks, it is feasible that a similar concept applies to MG HK

S. Sahhaf et al., TED, pg. 1424, 2009.


- Competing degradation of a dual layer gate stack + progressive wear out

J. Sune et al., IEDM, pg. 230, 2010.

BTI mechanism in CMOS devices


A. Kerber et al. IEEE EDL, Vol. 24, No. 2, pp. 87-89, 2003.

NBTI in pFETs



- NBTI leads to build up of positive charge
- Interface states, hole traps in the interlayer and high-k layer are contributors

PBTI in nFETs




- PBTI leads to a build up of negative charge
- A defect band positioned in energy above the Si-conduction band edge is the primary cause and attributed to oxygen vacancies

Band diagrams after R. G. Southwick III, et al.,
IEEE TDMR, vol. 11, pp. 236-243, 2011.

BTI recovery effects using stress and sense method


Poly-Si/SiON NBTI

H. Reisinger et al., *IRPS*, pg. 448, 2006.





MG/HK PBTI

A. Kerber et al., *IEEE TED*, Vol. 55, No. 11, pp. 3175, 2008.



- NBTI in conventional and PBTI in MG/HK devices show $\log(t)$ like recovery behavior
 - ➔ recovery studies need to cover many decades in time
 - ➔ characterization focused to minimize sense duration



xBTI degradation in MG/HK devices



- Fast (2ms) & ultra-fast (10 μ s) xBTI degradation follows power law time evolution
- For NBTI 2ms & 10 μ s degradation merge at long stress times
- For PBTI negligible difference between 2ms & 10 μ s
→ fast versus ultra-fast characterization does not impact long term projection

PBTI scaling in nMOS


A. Kerber and E. Cartier. IEEE TDMR, Vol. 9, No. 2, pp. 147-162, 2009.




- HfO_2 thickness dependence for PBTI consistent with bulk-charging model $\rightarrow \Delta V_t \sim (t_{\text{HfO}_2})^2$
- High-k thickness scaling an effective means to reduce PBTI

Planar versus FinFET xBTI comparison

Planar



FinFET



- Consistent trend throughout the industry
- Substantial Reduction in nMOS PBTI → FinFETs operating at lower field
- Enhanced pMOS NBTI → Change in crystal orientation or Roughness induced by Fin formation

BTI and its implication on circuits

- Voltage and time evolution of xBTI is frequently modeled using power law dependences

$$\Delta V_T \text{ or } \Delta I_{d_{sat}} = A(t_{ref}, V_{ref}) \left(\frac{t}{t_{ref}} \right)^n \left(\frac{V}{V_{ref}} \right)^m$$




- In small devices BTI becomes a stochastic process
- Circuit implication:
 - For logic circuits like RO the mean degradation ($\overline{\Delta V_T}$ or $\overline{\Delta I_{d_{sat}}}$) remains most relevant since the circuit is comprised of several stages
 - For SRAM circuits stochastic variations ($\sigma(\Delta V_T)$) in addition to mean degradation ($\overline{\Delta V_T}$) are important

Basic BTI model for thin oxide CMOS devices



data A. Kerber, S. Krishnan, E. Cartier, IEEE EDL, VOL. 30, NO. 12, pp. 1347–1349, 2009.

- ΔV_T time traces used to extract super-linear voltage (m) and sub-linear time evolution (n)
- Typical n values: $0.15 < n < 0.25$
- $3.5 < m < 6$ for NBTI and $5 < m < 9$ for PBTI
- Typical E_a values: $0.1 < E_a < 0.2$

$$\Delta V_T = \Delta V_T t_{ref} \cdot \left(\frac{V_g}{V_{g_{ref}}} \right)^m \cdot \left(\frac{t}{t_{ref}} \right)^n \cdot e^{-\frac{E_a}{k} \left(\frac{1}{T} - \frac{1}{T_{ref}} \right)}$$





Discrete device stress modes to mimic circuit operation



after Barry P. Linder, et al., IEEE IIRW, pg.1-6, 2011.


- AC stress alters between stress and GND
- INV stress mimics relaxation in SRAM and inverter ROs

Frequency dependence of discrete device BTI






- No frequency dependence for BTI from sub-Hz to 10kHz for RMG FinFET and GF planar MG/HK devices
 - Remaining NBTI fraction: ~ 40% to ~60%
 - Remaining PBTI fraction: ~70% to ~90%
- No impact of stress mode on NBTI recovery while PBTI shows enhanced de-trapping for inverter stress

Stochastic BTI process




● Oxide or interface charge




Test structure innovation to assess stochastic BTI

Single device




Multi finger device




Stacked multi finger device

$$\overline{\Delta V_T}$$



Device array

$$\sigma(\Delta V_T)$$



Modeling of stochastic BTI process



- How is BTI induced ΔV_T in small devices described?

$$\Delta V_{t_{use}} = \Delta V_{t_{stress}} \cdot AF_{voltage} \cdot AF_{time} \cdot AF_{temp} \cdot AF_{percentile}$$




- Voltage, time and temperature dependence of the mean degradation is model as for large devices
- Percentile scaling is the main focus for stochastic BTI modeling
 - Popular choices are normal distribution, compound Poisson process (S. Rauch, TDMR 2002), Gamma functions (B. Kaczer, IRPS 2010), ...

How to validate stochastic BTI models

- Since most stochastic models describe the average behavior equally, large sample size is required to validate the tail
- Extending discrete device level testing beyond 3σ requires innovation
 - Shared gate devices
 - Variability test chip




Time-zero RTN and its impact on stochastic BTI



- RTN in scaled devices leads to random voltage shifts in + or – negative direction
- CDF well reproduce by MC simulations with a $\sigma = 1.5mV$ and $\sigma_{RTN} = 9mV$ with adjusted P_{RTN} , P_+ and P_- .
- RTN can dominate stochastic BTI for small degradation

Impact of RTN on BTI induced ΔV

A. Kerber, IRPS, 2015.





- RTN causes significant t_0 skew in ΔV distribution and remains a contributor for small BTI degradation
- At technology relevant BTI degradation RTN becomes a diminishing factor

- RTN impact well captured by MC simulations

Time-zero V_T and BTI induced ΔV_T variance comparison

A. Kerber, MR, Vol. 64, p. 145-151, 2016.



- Local V_T and BTI induced ΔV_T mismatch scale inversely with gate area
- Improved V_T mismatch for FinFETs due to reduced RDF compared to planar bulk and PDSOI devices
- Variance of large area devices across wafer limited by process variation for time-zero V_T and BTI induced ΔV_T



Discrete device reliability: Summary

- TDDB failure distributions in MG/HK Devices follows Poisson scaling and is successfully described by dual layer percolation model
- AC effects are critical for modeling logic circuits aging due to xBTI
- Decoupling RTN from xBTI and comprehending ΔV_T to V_T correlations important for the development of stochastic degradation models for SRAM devices
- Self-heating becoming a growing concern for scaled technology nodes

Outline



- Introduction
- Discrete device reliability
 - TDDDB mechanism
 - BTI characterization
 - Summary
- **Circuit reliability**
 - **Ring oscillator degradation**
 - **Summary**
- Outlook

RO degradation based on CVS



- Static (DC) stress mode leading to higher frequency degradation compared to dynamic (AC) stress
- RO degradation in dynamic mode show negligible frequency dependence from GHz to MHz



Kinetic RO degradation model



- For poly-Si/SiON, fast RO degradation reveals HCI contribution to frequency degradation causing an increase in time-slope at high stress voltage
- For RMG bulk FinFET, the model parameter for RO degradation are consistent with device level NBTI and PBTI ($n \sim 0.25$, $\text{VAE}=7.5$)



Evidence of Self-Heating in SOI FinFETs

A. Kerber and T. Nigam, MR, Vol. 81, p. 31-49, 2018.




- Bulk-FinFETs at short stress time show same degradation for 13 and 101 stage RO
- SOI-FinFETs at short stress time show $\sim 1.75x$ higher degradation \rightarrow temperature rise of $\sim 30C$ at high stress condition

RO degradation and BD utilizing VRS




- Dielectric breakdown of ROs correlates very well with nFET TDDB based on supply current fail criteria
- Supply current increase typically occurs prior to erratic frequency changes making it a more robust breakdown monitor

RO VBD Poisson scaling



A. Kerber et al., VLSI, 2016.



- RO VBD follows Poisson scaling of dielectric breakdown
 - Dynamic stress shows ~100mV higher VBD compared to static stress
- Largest circuit area deviates to higher breakdown voltage due to IR since stress currents >10mA

Circuit reliability: Summary

- Frequency independence for BTI confirmed for frequencies ranging from 0.1Hz to 3GHz using RO circuits and discrete devices
- At short stress time and elevated junction temperature BTI dominates RO aging
- Hot Carrier contributions can be observed at longer stress times at high stress voltage and reduced junction temperature

Outlook

- Fundamentals of TDDB and BTI are not expected to alter in future MG/HK technology nodes (FinFETs, FDSOI, gate-all-around)
- With further reducing dimension stochastic variations remain in the focus
 - Time-zero and aging induced variation are in competition
 - Gate-to-contact TDDB is becoming an emerging failure mode and modeling / comprehending variation is key
- Self-heating is a growing concern in particular when moving to gate-all-around
- Device to circuit correlations are critical to establish performance and reliability trade-offs

Acknowledgment

- Discussion and contributions from former colleagues at GLOBALFOUNDRIES
 - T. Nigam, Z. Chbili, P. Paliwoda, W. McMahon, X. Wan, S. Uppal, R. Ranjan, S. Cimino, L. Pantisano, S. Purushothaman, F. Guarin, S. Rauch, G. Krause, D. Lipp, D. Rudolph, Yu-Yin Lin, B. Parameshwaran, ...
- Collaboration with Research partners
 - E. Cartier, S.A. Krishnan, B.P. Linder, R. G. Southwick III (IBM Research), B. Kaczer, J. Franco (IMEC), ...



All product and service plans, and roadmaps are subject to change without notice. Any forecasts of goods and services needed for Intel's operations are provided for discussion purposes only. Intel will have no liability to make any purchase in connection with forecasts published in this document. Code names are often used by Intel to identify products, technologies, or services that are in development and usage may change over time. No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document. Product and technology performance varies by use, configuration and other factors. Learn more at www.Intel.com/PerformanceIndex and www.Intel.com/ProcessInnovation.

Reference to research results, including comparisons to technologies, products, process or package performance are estimates and do not imply availability. The products and services described may contain defects or errors which may cause deviation from published specifications. Current characterized errata are available on request. Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade. Statements in this document that refer to future plans or expectations are forward-looking statements. These statements are based on current expectations and involve many risks and uncertainties that could cause actual results to differ materially from those expressed or implied in such statements. For more information on the factors that could cause actual results to differ materially, see our most recent earnings release and SEC filings at www.intc.com.

© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others. This document contains information on products and technologies in development.