

# Emerging Memories and Pathfinding for the Era of sub-10nm System-on-Chip

Seung Kang  
Qualcomm Technologies, Inc.

IEEE Solid-State Circuits Society Seminar  
San Diego, CA  
August 8, 2019

# Memory Is Big Business

>> \$100 Billions\*


## RESEARCH BULLETIN



DECEMBER 20, 2016

Total Memory Market Forecast to Increase 10% in 2017


### Total Memory IC Market (\$B)



<http://www.icinsights.com/news/bulletins/Total-Memory-Market-Forecast-To-Increase-10-In-2017/>



Chipmakers under pressure as semiconductor 'supercycle' stalls




<https://www.dw.com/>

**\* Not including embedded memories for AP, SOC, and MCU**


# Memory Subsystem

## Hierarchical memory layers



# Memory Subsystem


There is no such thing like a universal memory



# Problem Statement 1

## "Memory Wall"


Overall system performance & power governed more by memory subsystem than by CPU subsystem



# Problem Statement 2

## Many-Core Processors

### Increasing SRAM area & leakage power overhead



25 Mbytes of L3 cache  
(60 Mbytes for 24 cores)


Intel Broadwell-E (14nm node)

- Datacenter applications projecting ~120 Mbytes (960 Mb) L3 cache at 10nm and beyond.
- More expensive at advanced nodes (6T-SRAM: ~550 F<sup>2</sup> at 7 nm vs. ~150 F<sup>2</sup> at 40 nm)
- High standby/leakage power (worse at high T)

# Problem Statement 3

## IOT & Embedded System

Inherent drawbacks caused by memory limitations



- Energy-hungry
- Poor form factor
- High cost
- Security vulnerability

*"The IOT is an NVM problem."*

*Greg Yeric, ARM (2015 IEDM Plenary Talk)*

# A New Perspective on Energy Efficiency

## New Demand and Criteria for Wearable and Bioelectronic Devices

### Smartphone



- Additional Functionality within always ON budget (typically 1mA/day)
- 2500mAh

### Smartwatch




- More functionality with ~50X lower always ON budget than Smartphones
- 100mAh

### Fitness trackers



- Very low always ON budget
- Multi-month battery life desired
- 50mAh

### Hearing Aids



- Battery is ~70% of device volume → impacts fit, comfort, device life
- 6mAh

### Implants




- Infrequent OR No re-charging
- Small size desired
- 2.5mAh

**Critical Challenge: Battery Life (Energy Efficiency)**




# A New Perspective on Security & Privacy


Demand for secure memory and HW primitives (e.g. PUF)



**Problems,  
new requirements,  
and opportunities  
demand advanced  
memories...**



# Memory Classification




# Phase Change Memory

**PCM**

**PC-RAM**

**PRAM**

# PCM: Early History





Neale, Nelson, & Moore, *Electronics*, 1970

*“Nonvolatile and reprogrammable, the read-mostly memory is here”*


- Density: 256 bits
- Die Size: 122-by-131-mil (10.3 mm<sup>2</sup>)
- Read: 2.5 mA, < 5 V
- Set: 5 mA, ~25 V, 10 ms
- Reset: < 200 mA, 25 V, 5 μs

# PCM: Basic Concept

## Phase-change Element




- Chalcogenide alloy (e.g. Ge-Sb-Te/GST))
- Programming: Joule heating followed by natural cooling
- **Relatively simple physics!**




# PCM: Cell and Array Architecture


## Cell = Access Device + Phase-change Element




1FET-1R



1Diode-1R



1BJT-1R



Cross-bar Array

The required characteristics of access FET, diode, or BJT are largely governed by the upper limit of the reset current (to drive localized melting) at a target cell size.


# PCM: Evolution of Cell Configuration

## Improve thermal isolation

Source: H.-L. Lung (ITRS ERD, 2014)

2001


2010




Solid bottom electrode




>90% of heat is wasted during reset



Ring bottom electrode



Vertical thin film bottom electrode



Thermal confined cell





Lower reset current/power  
Improved endurance & retention





# PCM: Reliability

## Cycling Endurance

Chen et al. (Macronix-IBM, IMW, 2009)



Updoped GST




Doped GST



# PCM: Reliability

## Retention

(a) As prepared




(b) After 150°C bake



(a) normal bits


BE



(b) tail bits

BE


Spontaneous grain



Shih et al. (Macronix-IBM, IEDM, 2008)


# PCM: Prototype

## Samsung 8Gb PCM (ISSCC, 2012)



Process Technology	20nm PRAM Process
Cell Size	41X41nm <sup>2</sup> <b>4.2F<sup>2</sup></b>
Cell Switch	Diode-switch
Chip Size	9.43X6.30mm <sup>2</sup>
Power Supply	VDD : 1.8V VDDQ, VDDCA : 1.2V
Temperature Range	-25 ~ 85 °C
Organization	1GbX8 (LPDDR2 interface)
Tile(CPWL/CPBL)	8Mb (2Kb/4Kb)
Tile Array(X/Y)	64/16
tSET	150ns
Parallel write	128b(default), 256b (option)
Write performance	40MB/s (internal power only) 133MB/s (external power+256b parallel write)
tRCD	120ns
I/O Bandwidth	800Mb/s/pin


# PCM: Evolution to 3D



- PCMS
- Phase-change memory (PCM) coupled with a **selector** (OTS)
- OTS: Ovonic Threshold Switch
- 64 Mb
- Endurance:  $10^6$  cycles

Kau et al. (Intel & Numonyx, IEDM, 2009)

## 3D XPoint (Intel & Micron, 2016)



- 20nm node
- 128 Gb
- SLC

Selector

Memory



## Intel Optane Memory Series (2017)

Chip Density	16 GB (128 Gb)	32 GB
Read Latency	7 $\mu$ s	9 $\mu$ s
Write Latency	18 $\mu$ s	30 $\mu$ s
Random Read	190K IOPS	240K IOPS
Random Write	35K IOPS	65K IOPS
Sequential Read	900 MB/s	1350 MB/s
Sequential Write	145 MB/s	290 MB/s
Power (Active/Idle)	3.5 W / 1 W	
Endurance (Lifetime Writes)	182.5 TB	

Source: Intel.com

# 3D XPoint as Storage Class Memory

It does not replace DRAM, or NAND storage, but it adds a new *layer* to improve the subsystem



Source: Intel-Micron, 2015

# Magnetoresistive RAM

**MRAM**

Spin-transfer-torque MRAM


STT-MRAM

ST-MRAM



STT-RAM

# A Building Block: Magnetic Tunnel Junction

## Multiple flavors, but perpendicular MTJ




Electrical resistance varied by relative electron spin alignment : Magnetoresistance (MR)




# MRAM Snapshot

## A new class of memory: Nonvolatile RAM



- Fast NVM
- High endurance
- ~3 additional masks over baseline logic
- Low voltage (no charge pump)
- Scalable



**Operation voltage on MTJ**

**Read: ~0.1 V**


**Write: 0.3 – 0.5 V**

Lu et al. (Qualcomm & TDK)  
IEDM, 2015

Park et al. (Qualcomm & Applied Mat.)  
IEDM, 2015



# MRAM Array Architecture




Use the same bitcell for both data and reference array

- Small read window → Design for robust read (sensing) is critical
- Balancing switching asymmetry and source generation

# Challenges for MRAM Design and Reliability

## Narrow design window for deeply scaled nodes



### Prevent read error


- Low  $V_{Read}$  ( $\sim 0.1V$ )
- High TMR
- Fast fall off of RDR slope

### Prevent write error

- Low  $V_{Write}$
- Fast fall off of WER slope


### Improve barrier reliability

- High  $V_{BD}$
- Contain TDDB




# MRAM Device Scalability: $I_c$

## Most important bitcell and design parameter



Kang, VLSI Symp., 2014






Saida et al., VLSI Symp., 2016

At small dimensions, dynamic current consumption becoming comparable with that of SRAM cell current

# MRAM Device Scalability: Endurance

Practically unlimited endurance for cache applications

Kan et al., IEDM, 2016




Intrinsically solid

Better with MTJ scaling


In real life, subjected to design robustness & defect control

# MRAM: Prototypes



## Samsung (IEDM, 2016 / 7<sup>th</sup> MRAM Global Innovation Forum)




Items	Description
CMOS D/R	28nm LPP logic
Density	8Mb
Cell architecture	1T-1MTJ
Unit cell size	0.0364 $\mu\text{m}^2$
MTJ	perpendicular MTJ based on MgO/CFB
MTJ size	38-45nm
Clock Frequency	40MHz
IO Width	x32/x64
Redundancy	Rows & Columns
Power Supply (Core/IO)	1.0V/1.8V



## SK Hynix-Toshiba (IEDM, 2016 / ISSCC, 2017)





4Gb  
9F<sup>2</sup> (30nm)



# MRAM: Qualcomm Demo System

MRAM integrated along with PSRAM and NOR Flash for performance and power benchmarking



*Integrated into  
a demo tablet*  
*~350X faster than Flash*  
*~3X faster than PSRAM*



*Kang, IMW, 2016*

MRAM can unify PSRAM (volatile RAM) and NOR (nonvolatile storage) with PPAC advantages

# MRAM In Production

**EE**Times

DESIGNLINES | MEMORY DESIGNLINE

## Samsung Says It's Shipping 28-nm Embedded MRAM

By Dylan McGrath, 03.07.19 □ 4

 GLOBALFOUNDRIES

## GLOBALFOUNDRIES Announces Availability of Embedded MRAM on Leading 22FDX® FD-SOI Platform

Sep 20, 2017

**TECHSPOT**

## Intel confirms non-volatile MRAM is being produced with high yield

A candidate to replace DRAM, SRAM, and flash

By Greg Synek on February 21, 2019, 7:50 AM

 eNews  
ANALOG

## EVERSPIN SHIPS 1GBIT STT-MRAM

January 14, 2019 //By Peter Clarke

 eNews  
ANALOG


## TSMC EMBEDDED MRAM IS KEY TO GYRFALCON AI CHIP

November 22, 2018 //By Peter Clarke


# MRAM for Processing-in-Memory CNN Accelerator

## A single-chip solution for Mobile and IOT applications


From Gyr Falcon Technologies (2018)



CNN Matrix Processing Engine (MPE)



CNN block with memory array



		Power(mW)	
Conditions		MRAM	SRAM
Room Temperature	Dynamic	38.3	39.2
Room Temperature	Standby	5.5	34.3
High Temperature	Dynamic	35.4	43.1
High Temperature	Standby	7.2	136

- 22nm eMRAM (40 MB)
- 9.9 TOPS/W



# Resistive RAM

**RRAM**

**ReRAM**

**Conductive Bridge RAM**


**CB-RAM**


# RRAM: Materials

Two-terminal resistive switching elements (excluding PCM and MRAM). Found in numerous combinations of materials.

The Periodic Table of the Elements

1 <b>H</b> Hydrogen 1.00794																	2 <b>He</b> Helium 4.003						
3 <b>Li</b> Lithium 6.941	4 <b>Be</b> Beryllium 9.012182																	5 <b>B</b> Boron 10.811	6 <b>C</b> Carbon 12.0107	7 <b>N</b> Nitrogen 14.00674	8 <b>O</b> Oxygen 15.9994	9 <b>F</b> Fluorine 18.9984032	10 <b>Ne</b> Neon 20.1797
11 <b>Na</b> Sodium 22.989770	12 <b>Mg</b> Magnesium 24.3050																	13 <b>Al</b> Aluminum 26.981538	14 <b>Si</b> Silicon 28.0855	15 <b>P</b> Phosphorus 30.973761	16 <b>S</b> Sulfur 32.066	17 <b>Cl</b> Chlorine 35.4527	18 <b>Ar</b> Argon 39.948
19 <b>K</b> Potassium 39.0983	20 <b>Ca</b> Calcium 40.078	21 <b>Sc</b> Scandium 44.955910	22 <b>Ti</b> Titanium 47.867	23 <b>V</b> Vanadium 50.9415	24 <b>Cr</b> Chromium 51.9961	25 <b>Mn</b> Manganese 54.938049	26 <b>Fe</b> Iron 55.845	27 <b>Co</b> Cobalt 58.933200	28 <b>Ni</b> Nickel 58.6934	29 <b>Cu</b> Copper 63.546	30 <b>Zn</b> Zinc 65.39	31 <b>Ga</b> Gallium 69.723	32 <b>Ge</b> Germanium 72.61	33 <b>As</b> Arsenic 74.92160	34 <b>Se</b> Selenium 78.96	35 <b>Br</b> Bromine 79.904	36 <b>Kr</b> Krypton 83.80						
37 <b>Rb</b> Rubidium 85.4678	38 <b>Sr</b> Strontium 87.62	39 <b>Y</b> Yttrium 88.90585	40 <b>Zr</b> Zirconium 91.224	41 <b>Nb</b> Niobium 92.90638	42 <b>Mo</b> Molybdenum 95.94	43 <b>Tc</b> Technetium (98)	44 <b>Ru</b> Ruthenium 101.07	45 <b>Rh</b> Rhodium 102.90550	46 <b>Pd</b> Palladium 106.42	47 <b>Ag</b> Silver 107.8682	48 <b>Cd</b> Cadmium 112.411	49 <b>In</b> Indium 114.818	50 <b>Sn</b> Tin 118.710	51 <b>Sb</b> Antimony 121.760	52 <b>Te</b> Tellurium 127.60	53 <b>I</b> Iodine 126.90447	54 <b>Xe</b> Xenon 131.29						
55 <b>Cs</b> Cesium 132.90545	56 <b>Ba</b> Barium 137.327	57 <b>La</b> Lanthanum 138.9055	72 <b>Hf</b> Hafnium 178.49	73 <b>Ta</b> Tantalum 180.9479	74 <b>W</b> Tungsten 183.84	75 <b>Re</b> Rhenium 186.207	76 <b>Os</b> Osmium 190.23	77 <b>Ir</b> Iridium 192.217	78 <b>Pt</b> Platinum 195.078	79 <b>Au</b> Gold 196.96655	80 <b>Hg</b> Mercury 200.59	81 <b>Tl</b> Thallium 204.3833	82 <b>Pb</b> Lead 207.2	83 <b>Bi</b> Bismuth 208.98038	84 <b>Po</b> Polonium (209)	85 <b>At</b> Astatine (210)	86 <b>Rn</b> Radon (222)						
87 <b>Fr</b> Francium (223)	88 <b>Ra</b> Radium (226)	89 <b>Ac</b> Actinium (227)	104 <b>Rf</b> Rutherfordium (261)	105 <b>Db</b> Dubnium (262)	106 <b>Sg</b> Seaborgium (263)	107 <b>Bh</b> Bohrium (262)	108 <b>Hs</b> Hassium (265)	109 <b>Mt</b> Meitnerium (266)	110 (269)	111 (272)	112 (277)	113	114										
58 <b>Ce</b> Cerium 140.116	59 <b>Pr</b> Praseodymium 140.90765	60 <b>Nd</b> Neodymium 144.24	61 <b>Pm</b> Promethium (145)	62 <b>Sm</b> Samarium 150.36	63 <b>Eu</b> Europium 151.964	64 <b>Gd</b> Gadolinium 157.25	65 <b>Tb</b> Terbium 158.92534	66 <b>Dy</b> Dysprosium 162.50	67 <b>Ho</b> Holmium 164.93032	68 <b>Er</b> Erbium 167.26	69 <b>Tm</b> Thulium 168.93421	70 <b>Yb</b> Ytterbium 173.04	71 <b>Lu</b> Lutetium 174.967										
90 <b>Th</b> Thorium 232.0381	91 <b>Pa</b> Protactinium 231.03588	92 <b>U</b> Uranium 238.0289	93 <b>Np</b> Neptunium (237)	94 <b>Pu</b> Plutonium (244)	95 <b>Am</b> Americium (243)	96 <b>Cm</b> Curium (247)	97 <b>Bk</b> Berkelium (247)	98 <b>Cf</b> Californium (251)	99 <b>Es</b> Einsteinium (252)	100 <b>Fm</b> Fermium (257)	101 <b>Md</b> Mendelevium (258)	102 <b>No</b> Nobelium (259)	103 <b>Lr</b> Lawrencium (262)										


 corresponding binary oxide that exhibits bistable resistance switching

 metal that is used for electrode

Source: P. Wong (Stanford, 2011)

# RRAM: Common Classification


## Different materials & switching characteristics



Oxide RRAM (Ox-RAM)  
Transition Metal Oxide RRAM



Conductive Bridge RRAM (CB-RAM)  
Programmable Metallization Cell (PMC)



Conductive Metal Oxide RRAM  
Vacancy Modulated Conductive Oxide  
RRAM (VMCO RRAM)






Filamentary Switching (1D)




Interfacial Switching (2D)  
Uniform Switching  
(No forming)

# RRAM: Switching




Observation of a filament




Kwon et al.  
Nature Nanotechnology (2010)

# RRAM: Cell and Array Architecture



1T-1R


Sheu et al.  
(VLSI Symp., 2008)



1D-1R

P. Wong (Stanford)


(Diode selector for unipolar RRAM)



1D-1R/1S-1R

Lee et al. (IEDM, 2007)

(Stacked Cross Point Array)




Yoon et al. (VLSI Symp., 2009)


3D Vertical Cross Point RRAM

# RRAM: Variability


## Temporal and spatial variability




Jurczak (ITRS ERD, 2014)



Sills et al. (VLSI Symp., 2014)






Resistance Variation vs. Switching Current





Write Speed vs. Read Margin

# RRAM: Reliability

## Endurance & Retention



Sills et al. (VLSI Symp., 2014)




256 Kbit array baked at 150°C for 1000 hours




Wei et al. (IEDM, 2011)

# RRAM: Prototypes

## SanDisk-Toshiba RRAM (ISSCC, 2013)



Density	32Gb
Cell Size	24nm x 24nm
Die Size	130.7mm <sup>2</sup>
Interface	NAND- Compatible
Page Size	2KB
Read Latency	40us
Write Latency	230us





T.-Y. Liu et al. (JSSCC, 2014)

- By far, largest density RRAM test chip
- Relatively slow performance (NAND Flash alternative)



# RRAM: Prototype

## Micron-Sony CB-RAM (ISSCC, 2014)



Summary Table		
Density	16 Gb	
Tech node (nm)	27	
Cell Size (nm <sup>2</sup> )	4374 (6F <sup>2</sup> )	
Die Size (mm <sup>2</sup> )	168	
Selector	Buried WL MOS selector	
Read Performance	BW (MB/s)	1000
	Latency (uS)	2
Write Performance	BW (MB/s)	200
	Latency (uS)	10

- Target application: storage class memory
- Endurance target:  $>10^6$  cycles
- Raw BER
  - Endurance  $<3 \times 10^{-5}$  at  $10^6$  cycles
  - Retention:  $<2 \times 10^{-4}$  at 10 years, 70°C,  $10^4$  cycles
  - Read disturb:  $<2 \times 10^{-5}$  at  $10^6$  reads

*Acceptable for SCM?*

# Memristor

nature


Vol 453 | 1 May 2008 | doi:10.1038/nature06932

## LETTERS

Nature v.453, p.80 (2008)



### The missing memristor found

Dmitri B. Strukov<sup>1</sup>, Gregory S. Snider<sup>1</sup>, Duncan R. Stewart<sup>1</sup> & R. Stanley Williams<sup>1</sup>



$$v = M(w, v)i$$

$$\frac{dw}{dt} = f(w, i)$$



L.O. Chua, IEEE Trans. Circuit Theory 18, p.507 (1971)

**RRAM (and also MRAM and PCM) may show memristic behaviors (analog memory characteristics)**

# Ferroelectric Memory

**FRAM**

**FeRAM**


Ferroelectric FET

FeFET




# Conventional FRAM

Perovskite crystals (PZT, SBT)

Internal electric dipole reversibly switchable by electric field




PZT: lead zirconate titanate  
SBT: strontium bismuth tantalate



1T-1C (C=FeCAP)

Kim et al. (IEDM, 2005)







Ramtron (2012)



# FeFET

Polarization of ferroelectric layer over the Si channel modulates the threshold voltage ( $V_{th}$ ) → 1T FRAM






## Challenges


- Required perovskite configuration difficult to integrate
- Data retention (→ FeDRAM?)
  - Depolarization field
  - Leakage

# FeFET: Renewed Hope for Scaling

## Orthorhombic phase of $\text{HfO}_2$



**High endurance  
at limited retention ( $<10^3$  sec)**



**Good retention  
at limited endurance ( $<10^5$ )**

**PCM...  
MRAM...  
RRAM...  
FRAM...**



**Hype?  
Promise?  
Reality?  
Opportunities?**




# Emerging Memory Reality Check

There is no universal memory


Opportunities in tunability (system differentiation, user experiences)

## Ideally



Universal Memory


## In Reality



# Positioning Emerging Memory

## Need to understand the application space

*Lee, Kan, and Kang, ISLPED, 2014*




# Emerging Memory Pathfinding for Sub-10nm CMOS

*MRAM as an example because of its NV-RAM attributes  
and recent advances at major IC manufacturers*

# CMOS Logic Scaling

Intrinsic FinFET scaling is limited


Logic scaling is about standard cell architecture innovation



Source: A. Steegen, 2018 ITF Belgium

# Parasitic R & C Impact

MOL and BEOL parasitic R & C causing more delays than intrinsic transistor delay



**Negatively impacting essentially all types of resistance-based memory designs (MRAM, RRAM, PCM)**

# SRAM Scaling



Relatively more expensive at advanced nodes

FinFET SRAM near the end of scaling

*High-density 6T SRAM:  $\sim 550F^2$  at 7nm*

*Expect  $\sim 1000F^2$  at 5nm*

F: node number




Kang & Park, IEDM 2017


# MRAM Pathfinding as an SRAM Alternative

Reduce last-level-cache area and energy consumption

## A 22nm case study by Toshiba



Expected area reduction of SRAM with MRAM  
x 50% or less with 2T-2MTJ (Fast), x 25% or less with 1T-1MTJ (Slow)





Toshiba, ISSCC 2016

# Cell Design Challenge: Supply Current

CMOS supply current much smaller at advanced nodes

→ Requiring low switching current and low MTJ resistance




Park et al., VLSI Symp. 2018




# Reliability Challenge: Endurance

Intrinsic endurance practically unlimited

However, endurance sensitive to switching voltage & MgO TDDB



Need TDDB test



Smaller MTJ → Higher  $V_{bd}$


Example Use Case	Memory Size (Mbyte)	Assumptions	10 Year Endurance Requirement
L2 Cache	1	$10^8$ access/sec, 40 % write traffic	$7.7 \times 10^{11}$
L3 Cache	6	$10^7$ access/sec, 40 % write traffic	$1.3 \times 10^{10}$
Unified eNVM	32	1.6 GB/sec, 64-bit IO, constant write traffic	$1.6 \times 10^{10}$
IOT Unified	1	400 MB/sec, 64-bit IO, 1 % duty cycle	$1.3 \times 10^9$
Repeated Address Attack	N/A	50 ns attack period, 100 % duty cycle	$6.3 \times 10^{15}$

Common memory applications <  $10^{12}$

Kan et al., IEDM 2016 & TED 2017

# Cell Architecture Pathfinding for 7nm


## 1T-1MTJ



MTJ pitch  $\rightarrow$  85-90 nm  
 MTJ CD  $\rightarrow$  30-35 nm


Bitcell (X,Y):  $(2P_{M1}, 2P_{fin})$   
 Area (2-fin cell):  $\sim 140 F^2$   
 MRAM:SRAM  $\rightarrow \sim 0.25X$  (for area)

## 2T-1MTJ



Bitcell (X,Y):  $(2CPP, 3P_{fin})$   
 Area (6-fin cell):  $\sim 210 F^2$   
 MRAM:SRAM  $\rightarrow \sim 0.35X$  (for performance)

# Prospect




Kang, 2014 VLSI Symp. & 2019 CIES Tech Forum

# From Research to Commercialization

Semiconductor devices typically require  $>\sim 10$  years of R&D (e.g. FinFET)

*Can you stay in the game?*



**Any fundamental showstopper?**

**Thank You.**

For questions and feedbacks,  
contact [kang@qti.qualcomm.com](mailto:kang@qti.qualcomm.com)