Events

IEEE AP/CAS/ED/MTT/SSC Seminar

Title: Monolithic Co-integration of III-V Materials into Foundry Si-CMOS in a Single Chip for Novel Integrated Circuits

Speaker: Professor Xing Zhou
School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore
Date: Wednesday, January 4, 2023 @ 9:30-11:00PM PDT

Location: Online Webinar https://ieeemeetings.webex.com/ieeemeetings/onstage/g.php?MTID=e838a67a978bab21fda56be2f94b74b5a

Abstract:
As Moore's Law is slowing down and eventually approaching an end for conventional CMOS, new platforms for producing circuit-level innovation are desired. At the same time, it is not desirable to throw away the existing Si-CMOS infrastructure to start new. The SMART-LEES (Singapore MIT Alliance for Research and Technology - Low Energy Electronic Systems) program is such a 'vertical' innovative platform by 'inserting' III-V layers into a conventional Si-CMOS foundry process. This talk presents an overview of the SMART-LEES program as well as a unified compact model for generic GaN/InGaAs- based HEMTs in the context of the hybrid III-V + CMOS technology developed for future heterogeneous integrated circuits. The developed model has been implemented in a hybrid III-V/CMOS foundry PDK for designing heterogeneous circuits in III-V/Si monolithically co-integrated technology.

Speaker biography:
Dr. Xing Zhou obtained his B.E. degree in electrical engineering from Tsinghua University in 1983, M.S. and Ph.D. degrees in electrical engineering from the University of Rochester in 1987 and 1990, respectively. He has been with the School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore since 1992. His past research interests include Monte Carlo simulation of photocarrier transport and ultrafast phenomena as well as mixed-mode circuit simulation and CAD tool development. His recent research mainly focuses on nanoscale CMOS compact model development. His research group has been developing a unified core model for nanoscale bulk, SOI, double-gate, nanowire CMOS, as well as III-V HEMTs. He has given more than 140 IEEE EDS distinguished lectures and invited talks at various universities as well as industry and research institutions. He is the founding chair for the Workshop on Compact Modeling (WCM) in association with the NSTI Nanotechnology Conference since 2002. Dr. Zhou was an editor for the IEEE Electron Device Letters (2007~2016), a guest Editor-in-Chief for the special issue of the IEEE Transactions on Electron Devices (Feb. 2014) on compact modeling of emerging devices, and a member of the Modeling & Simulation subcommittee for IEDM (2016, 2017). He was an Elected Member-at-Large of EDS Board of Governors (2004~2009; 2011~2016) and served as Vice-President for Regions/Chapters (2013~2015). He has been an EDS distinguished lecturer since 2000.