IEEE SCV-EMC 2019 Mini-Symposium October 3, 2019

Brought to you by:



WELCOME!

Thank you for attending this special one-day Mini-Symposium and exhibition brought to you by the Santa Clara Valley chapter of the IEEE Electromagnetic Compatibility Society.

We hope you enjoy our special guest speakers: Dr. James Drewniak, Doug Smith, Mark Montrose, Sandeep Chandra, Alpesh Bhode and Phillippe Sochoux.

Dr. Drweniak's presentation will focus on 1) concepts and physics; 2) pre-layout method and calculations; and, 3) measurement method. In the past year, we have developed a physics-based approach that makes understanding PI straightforward, and a means for doing calculations for pre-layout design. Doug S. will have a hands-on demo on how to find the source of the ESD; Mark M. will focus on examining Maxwell's equations in a visual manner; Sandeep C. will bring us to Findings on Radiated Susceptibility ABT (Audio Breakthrough), Alpesh B. and Philippe S. will teach us about New Set of EMC Challenges in Telecommunication Equipment.

The goal of this regional event is to bring technical education to IEEE members, who do not have the opportunity to attend the annual international symposium on EMC or did not have a chance to attend the pertinent sessions during the symposium.

Quite often, travel costs and time away from the office prohibit engineers from attending these large, week long, conferences. Our hope is that you will learn practical information that you can bring back to your work place. This is also an excellent opportunity to ask ono-on-one questions directly to the speakers. There will be vendor exhibits throughout the day, so please visit the vendor booths to find out what solutions they have to offer. The exhibitors will often provide trainings on site or on their campus. Special **THANK YOU's** to those who made this event a big success, including all the vendors, companies, individuals, all volunteers and officers.

There will be vendor exhibits throughout the day so please visit vendor booths to find out what EMC solutions they have to offer. The exhibitors will often provide trainings on site or on their campus.

Special **THANK YOU's** to those who made this event a big success, including all the vendors, companies, individuals, all volunteers and officers.

Please, plan on staying for the reception with our guest speakers, and discussing specific items with Jim D., Doug S., Mark M., Sandeep C., Alpesh B. and Philippe S. after each of the technical presentations. There will be appetizers, wine and beer served during Reception hours and several raffles throughout the day. Enjoy the Mini-Symposium and Exhibition!

Please visit us at http://ewh.ieee.org/r6/scv/emc/index.html (or scvemc.org)

Monthly meetings on the 2nd Tuesday except June/July and August. Free admission. Locations change, check website for more details.

Schedule of Events

Registration, Breakfast & Exhibits: 7:30 AM

Morning Session: 8:30 AM - 12:00 PM

 Breaks & Exhibits in the Exhibit Hall + RAFFLE*: 10:00 AM-10:30 AM

Lunch & Exhibits: 12:00 PM - 1:30 PM

Afternoon Session: 1:30 PM - 5:00 PM

Breaks & Exhibits in the Exhibit Hall + RAFFLE*: 3:00 PM-3:30 PM

• Reception & Exhibits in the Exhibit Hall + RAFFLE*: 5:00 PM - 6:00 PM

*RAFFLE: Each attendee is entered in the raffle. To earn additional tickets, fill out the Bingo Card, answer the questions and have the Vendors sign it. For each 3 vendors, you earn an extra ticket to be redeemed from any of the staff members. The more answers you get, the more winning chances you get.

THANK YOU TO THE FOLLOWING COMPANIES FOR SUPPORTING THE IEEE SANTA CLARA VALLEY EMC CHAPTER

2019 Mini-Symposium and Exhibition

Please visit the sponsor companies' websites

PLATINUM - RECEPTION SPONSORS





The Knowledge. The Equipment. The Solution.



Quest for Precision





GOLD - LUNCH SPONSORS









rf/microwave instrumentation

SILVER – SPONSORS



























Company	Description	Name	Address	City	State	Zip	Phone	E-mail
Avalon Test Equipment	Offers a complete range of electronic test and measurement equipment for immediate sales or to rent. Shop new and used test equiment, Calibration	Jim Burnham	1205 Activity Dr.	Vista	CA	92081	760-536-0191	jburnham@avalontest.com
Advanced Technical Services (ATS)	Manufactures Sales Representative & Technical Consultants, Specializing in EMC/EMI & RF Testing equipment -	David Marquez	5237 Sun Chaser Way	Sacramento	CA	95835	408-594-3064	david@atsca.com
	Anechoic chamber - Shielded rooms - Materials & much more.	Jesse Marquez (President of Sales & Marketing)	2566 Aspen Valley Ln.	Sacramento	CA	95835	925-997-2484	jesse-avianca@sbcglobal.net
Amber Precision Instruments	API is a research-oriented EMC solution provider and EMC scanner manufacturer providing measurement technologies to resolve urgent and long-sought-after industry problems.	Giorgi Muchaidze	101 Bonaventura Drive	San Jose	CA	95134	408-752-0199 ext103	giorgi@amberpi.com
AR/Microwave Instrumentation	Manufactures and distributes products for various EMC and wireless telecommunication req: RF and Microwave Power Amplifiers,	Chuck Britten	160 School House Road	Souderton	PA	18964	215-723-8181	cbritten@arworld.us
		Chuck	Bishop					

	Hybrid Power Modules, Radiated & Conducted Immunity Test Systems, Electromagnetic Safety Products, Antennas, Test Software, accessories and more	Kevin Queen	160 School House Road	Souderton	РА	18964	215-372-2929	kqueen@arworld.us
Advanced Test Equipment Rentals	ATEC is a global leader in renting EMC & Power test equipment for meeting international standards; IEC 61000, DO-160 and MIL-STD-461, etc	Gabriel Alcala	10401 Roselle Street	San Diego	CA	92121	800-404-2832	galcala@atecorp.com
скс	Service, Quality, Accetance, EMC and Radio Testing! A2IA Acredited, MIL -STD, DO-160, Automotive, RS to 3,000V/m! Transmitter certifications: TCB for USA, CB for Canada, and NB for EU	Todd Robinson	1120 Fulton Place	Fremont	CA	94539	209-299-3821	todd.robinson@ckc.com
		Edward Wu	1120 Fulton Place	Fremont	CA	94539	209-299-3821	edward.wu@ckc.com
		Jennifer McMillan	1120 Fulton Place	Fremont	CA	94539	209-299-3821	jennifer.mcmillan@ckc.com
ETS-Lindgren	ETS-Lindgren designs, manufactures, and installs EMC/EMI, RF/Microwave, MIMO/OTA, and Accoustic test and measurement systems and components.	Frans Stork	1301 Arrow Point Dr	Cedar Park	тх	78613	512-630-9929	frans.stork@ets-lindgren.com
	We also offer a full line of services, including calibration	Rhonda Rodriguez	1301 Arrow Point Dr	Cedar Park	тх	78613	512-771-8487	rhonda.rodriguez@ets-lindgren.com

		Kevin Kiersey	6575 Goya Way	El Dorado Hills	CA	95762	916-933-2705	kevinkiersey@outlook.com
		Tom Ellam					925-980-7887	tom@atsemc.com
Fair-Rite	Provide qualit products in all markets, including EMI Suppression, Power and Antenna RFID.	Bruce Sparrow	1 Commercial Row	Wallkill	NY	12589	845-895-2055	kaneb@fair-rite.com
	Whatever you need, Fair-Rite is "your signal solution"	Tea Wiltse (MFS Marketing)	1 Commercial Row	Wallkill	NY	12589	845-895-2055	teawiltse@mfsmarketing.com
Gauss	Ultra high performance: Best RF; Lowest noisefloor; Fastest FFT-based EMC Receiver & the fatest superheterodyne receiver on	Anneliese Krieger	20 E. Thomas Road Suite 2200	Phoenix	Az	85012	602-800-5900	anneliese.krieger@tdemi.com
	the planet. For all your FULL COMPLIANCE EMC testing from DC-40GHz	Gene Taylor	20 E. Thomas Road Suite 2200	Phoenix	Az	85012	602-800-5900	gene@caprock.us
HV Technologies, Inc.	US owned, 21 years industry experience, provide the most acurate and precise test and measurement equipment and support available to customers through strategic partnership with industry leading manufacturers	Patrick Bolliger	8526 Virginia Meadows Dr.	VA	Manas sas	20109	703-365-2330	patrick.bolliger@hvtechnologies.co m

Haefely EMC	Precision EMC transient immunity test equipment for surge, ESD, EFT and power quality testing to IEC/EN, ANSI/IEEE, UL, Bellcore, FCC, ITU standards and more	Jon Nguyen	1650 Rt 22N	Brewster	NY	10509	845-230-9240	dnguyen@hipotronics.com
In Compliance Magazine	A monthly magazine that provides electrical engineering professionals with technical articles, news and information on compliance issues.	Sharon Smith	531 King Street, Suite 5	Littleton	MA	01460	978-873-7722	sharon.smith@incompliancemag.com
LEADER TECH INC	Leader Tech is a world leading innovator and manufacturer of EMI shielding products for circuit boards, electronic enclosures, interconnect cables and Thermal Solutions	Brad Bowman	275 Saratoga Ave Suite 260	Santa Clara	CA	95050	408-335-6700	brad@bridgerep.com
		Sheila Jackson					813-341-0410	sjackson@leadertechinc.com
NTS	Undisputed leader in EMI/EMC engineering and compliance services.	Ciara Cunnigham	2125 E. Katella Ave #250	Anaheim	CA	92806	714-732-9645	ciara.cunningham@nts.com
	With top EMI/EMC experts, NTS is qualified to provide customized services to speed your product to market	James Bojorquez (applications engineer)	2125 E. Katella Ave #250				510-578-3500	james.bojorquez@nts.com
		Grace Nguyen (regional sales manager)	2125 E. Katella Ave #250				510-364-1975	grace.nguyen@nts.com
		Ben Anderson (Regional Sales Manager)	2125 E. Katella Ave #250				510-946-9663	ben.anderson@nts.com

Pearson Electronics	Manufacturer of Injection and Current Probes for EMC Standards. Wide Band current probes for EMI, surge, lightning, pulse and other complex wave shapes. Powerline Ripple Detector for MIL-STD-461G CS101	Erika Bisgard	4009 Transport St	Palo Alto	CA	94303	650-484-6444	erikabisgard@pearsonelectronics.com
RELIANT EMC	International Distributor specializing in EMC/EMI/RF Test Equipment for Electromagnetic compliance, Self-certification and pre- compliance testing for EMC Standards	JТ	3311 Lewis Ave	Signal Hill	CA	90755	408-916-5750	contact@reliantemc.com
ROHDE & SCHWARZ	we provide everything you need for development, precompliance and complaince measurements to ensure successful EMC certification. Fast EMC Receivers, Diagnostics tools for detecting EMI, EMC software packages for interfactive and fully automatic measurements, accessories for performing EMI measurements, compact and modular broadvand amplifiers, RF shielded chambers, complete EMC Test systems	Phil Parente	409 Dixon Landing Rd	Milpitas	CA	95035	408-307-1805	Phil.Parente@rsa.rohde-schwarz.com

Stepp	pIR	SY3-EMC Mechanically; adjusted Yagi antenna is the new standards-the solution to MIL-STD-461G Radiated Emissions, 30-200 MHz. For more info, go to www.steppir.com/e-series	John Mertel	13406 SE 32nd Street	Bellevue	WA	98005	425-453-1910	johnm@steppir.com
Techma Electro		Since 1989, Techmaster Electronics has grown to become a multi-faceted company as a global leader in electroni test equipment repair, calibration, sales and maintenance	Robert Tyler (VP)	2453 Cades Way, Bldg C	Vista	CA	92081	760-536-0227	btyler@techmaster.us
			Neigh Krishna (Office Manager)	46782 Lakeview Blvd	Fremont	CA	94538	760-536-0234	nkrishna@techmaster.us
The E Shop/ESDG		Solutions provoder for test equipment, shielded enclosures, onsite testing and calibration services	Brendon Berg	7401 Galilee Road #160	Roseville	CA	95678	844-423-7435	brendon.berg@theemcshop.com

TOYO Corporation	Offers "EMC Total Solutions" from EMC design to EMC test carrying TOYO EMC Test software and Systems with Keysight Accelerated Time Domain EMI receivers, OTA measurement solutions from GTS, Near Field EMI Sacnner from API and EMI Simulation Software from NEC	Nori Sugawara (VP of EMC Business/Inarte Certified EMC Eng)	42840 Christy St. Suite 110	Fremont	CA	94538	510-438-9548	nori.sugawara@toyotechus.com
WEMS Electronics	Manufactures/supplies EMI/RFI filters and electronics and electromechanical systems for aerospace, military, commercial markets.	Donna Miller (VP President Sales & Marketing)	4650 W Rosecrans Ave.	Hawthorne	CA	90250	424-348-9932	dmiller@wems.com
	Provide I/O, powerline, signal line filters, filter circuit design, packaging and layout	Manager)	4650 W Rosecrans Ave.	Hawthorne	CA	90250	310-644-0251 x105	aifri@wems.com





- \$4Mil of Inventory for EMC and RFI testing (with \$4 million planned to spend)
- Chamber install, upgrades and retrofits
- RF Calibration (CI Generators, LISN's, Current Probes and more)
- Turnkey Radiated Emissions for FCC and more
- 5G and OTA Test Systems
- On-site setup and support
- Stocking of E-field probes

Applications Supported

- Automotive:
 - ISO 7637-2, ISO 7637-3, ISO 10605, ISO 16750-2
 - All Sections of ISO 11452
 - CISPR 25 and CISPR 12
- Medical: IEC 60601-1-2 Edition 4
- All IEC/EN 61000-4-X for CE, UL, CSA Marking
- Military Standards 461G, 331, 464, 704
- Aerospace, Radar, Pulse, HIRF, DO-160 and more.
- ETSI EN 301 489 5G Telecom and other 3GPP Requirements We're also ESDguns.com

Stocking Equipment From

- Ametek (Teseq, EM Test, IFI)
- Amplifier Research
- ETS-Lindgren
- 3ctest
- Pearson Electronics
- PMM / Narda
- AH Systems
- Haefely
- Schwarzbeck
- Schloder
- Com-Power & Several more



Online Ordering Most EMC test equipment and accessories are available to order today with any major credit card.



Immediate Shipment Most EMC test equipment is in stock and available for immediate shipping.



More Information Capital B2B acquisitions aren't like online shopping. Call 800.794.0349 now for account setup, formal quotes, or technical information.







RENT EMC TEST EQUIPMENT

TO MEET A VARIETY OF STANDARDS



MIL-STD-461 • DO-160 • IEC 61000 IEC 60601-1-2 • ANSI C62 • ISO 7637 MIL-STD-1275 • CISPR and more...

FROM THE LARGEST SUPPLIER OF EMC TEST EQUIPMENT

Amplifiers • ESD Guns • EMI Receivers Signal Generators • Power Meters Field Probes & Monitors • Antennas and more...

Rent TODAY!









The Knowledge. The Equipment. The Solution.

888-544-ATEC (2832)

www.atecorp.com

ACCELERATED TIME DOMAIN SCAN






TOYO's world-renowned EMC software "EPX/RE" makes accurate and reliable EMI measurements without missing noise. None. Zero. We achieve this next-to-impossible feat by implementing an Accelerated Time Domain Scan feature and integrating it in the new Keysight Technologies' N9048B PXE EMI receiver. Engineers can now finally analyze noise behavior relative to not only frequency but also to the time sequence.

Learn more. E-mail us at info@toyotechus.com, visit our website at www.toyotechus.com or call us at +1-510-438-9548.






EMI, ESM, Phase Measurement, Resonance Scan, NF FF, ESD Current Spreading, RF/ESD Immunity, IEC 61000–4–2 Robotic Tester



Amber Precision Instruments is the IC, module and system level EMC/EMS evaluation tool manufacturer and solution provider equipped with unique combination of IC level and system level expertise.





TEST WITH CONFIDENCE®



Our Vision

Avalon Test Equipment aspires to be the nationally preferred test equipment rental company by means of legendary customer service and exceptional product quality. The rental business is the foundation upon which we build our sales and service departments. Our vision and commitment to achieving excellence brings true value to our clients as a full-service provider.

Avalon Test Equipment has a reputation built on client trust and serves a great number of repeat customers. Avalon was founded in 1998, and expanded by opening a second office in Dallas, Texas. This expansion was executed to better meet the needs of our customers. CEO Steve McIlhon's philosophy, "to provide our customers with the best products and services delivered in a friendly and professional manner" forms the culture of Avalon. When you choose Avalon, we want you to feel like a part of our family.

We offer a complete range of electronic test equipment and accessories for immediate rental or sale. Whether you need a last minute rental or a quick calibration, we are ready to exceed your expectations. We value our customers and promise to provide you with the same exceptional products and legendary service we have been providing since 1998.

TEST WITH CONFIDENCE®













A HIGHER STANDARD

With the most EMI/EMC labs in the Western Hemisphere, NTS provides flexible scheduling and expedited services.

www.nts.com | 844.332.1885





ar divisions: rf/microwave instrumentation • modular rf • sunar rf motion • ar europe USA 215-723-6181. For an applications engineer, call 800-933-6181.

In Europe, call ar United Kingdom +44 1908 282766 • ar France +33147917530 • ar Deutschland +49 6101 80270 0 • ar Benelux +31 172 423000

Download the AR RE/Microscove Mobile App: sevenementLus/arApp
Copyright © 2019 AR.
The conge stripe on AR products is Reg. U.S. Par. & T.M. Oli.

MIL-STD-461 TESTING

CS114/115/116



Specifically designed for sections CS114/115/116 in MIL-STD-461 (including "G") and RTCA/D0-160 requirements

- · 3 Components
 - 8700i Injection Probe
 - 8705C Current Probe
 - F-3 Test Fixture
- 10 kHz to 400 MHz Response
- . 100W for up to 30 minutes
- · 4 Amps RMS current
- 15 Amps max peak current

Greatly simplifies measurement of injected audio-frequency ripple on a power bus in EMI tests such as MIL-STD-461G CS101

CS101

- Measure audio frequence (CS101) injected ripple
- Separates ripple from power waveform
- . Use with spectrum analyzer
- Measure audio frequency . Max 120-240 Vac, 270 Vdc
 - Selectable frequency response:
 - Flat response 10 Hz ~ 150 kHz
 - CS101 setting provides constant output over entire frequency range





pearsonelectronics.com

PHONE: +1 (650) 494-6444

CAPABILITY UPGRADE:

- FLUKE MULTI-CALIBRATORS 55XXAs*
- EFT/BURST GENERATOR UP TO 8 KV
- SURGE GENERATOR UP TO 12 KV AND UP TO 3 KA
- VIBRATION/ACCELEROMETER UP TO 36 GPK FROM 1 HZ TO 10 KHZ
- ESD SIMULATORS UP TO 30 KV FOR 330 PF AND 150 PF NETWORK MODULES
- ANTENNA CALIBRATION:
 - LOG PERIODIC
 - BICONICAL
 - HORN
 - HYBRID ANTENNA



TECHMASTER"

Global Leader in Test Equipment Solutions

CALIBRATIONS + REPAIRS + SALES + RENTALS

www.techmastertest.com + sales@techmaster.us + 866-779-5695

NO ONSITE FEE FOR ORDERS OVER \$1K*
FREE LOCAL PICK-UP AND DELIVERY

STAY CONNECTED WITH OUR APP

- ASSET MANAGEMENT: SEARCH AND DOWNLOAD YOUR CERTIFICATES
- QR READER: SCAN YOUR CALIBRATION STICKER'S
 QR CODE TO OPEN A CERTIFICATE
- TICKETS: SUBMIT FOLLOW-UP TICKETS TO TECHMASTER SUPPORT TEAM
- CONTACT US: ACCESS OUR PHONE DIRECTORY AND SOCIAL MEDIA
- NOTIFICATIONS: IMPORTANT NEWS, COMMUNICATIONS AND PROMOTIONS



*ASK FOR DETAILS

Power Integrity for High-Speed Design on Multi-Layer PCBs

Concepts and Physics

James L. Drewniak
Clear Signal Solutions and
Missouri S&T EMC Laboratory

james.drewniak@clearsig.com







Contributors

- IBM B. Archambeault, S. Connor, M. Cocchini, W. Becker, M. Cracraft, A. Ruehli
- Cisco B. Achkir, S. Scearce, Q. Gaumer, M. Sapazhnikov
- Missouri S&T B. Zhao, S. Bai, S. Liang, X. Zhu, K. Shringapure, S. Pan, J. Xu, J. Fan

PI Module Overview Part 1 – Concepts and Physics


- The PDN problem
- Noise on the PDN and an FPGA example
- PDN design considerations
- A couple of preliminary concepts
- Current and inductance physics
- A reduced order circuit model from a first principles formulation
- Characteristic Z_{PDN} and relationship to physics
- Understanding PDN physics and design through examples
- Identifying limiting physics in design
- Adding decoupling capacitors





PDN Problem

High-speed, integrated, and mixed electronic system



Power Distribution Network


- VRM
- Decoupling capacitors
- Power net area fills

Logic Transitions and Current Draw


Shoot-thru current (and everything else we can't account for)

Load charging current

Load discharge current



GND



LO to HI

HI to LO


This charge to support IC switching must be provided by the PDN – package, PCB


shoot-thru

current


Voltage Switching/Dynamic Current Draw








PCB for FPGA Core PDN Noise Example




Current Draw and the Logic Waveform




Dynamic Current Profile (calculated)

FPGA Core power only




Reconstructed time domain current for a large number of toggle flip-flops - 9

Transient Current Waveform - Simulated




Voltage Disturbance Calculations with Z-Parameters




 I_2 is from IC simulation. Z_{21} and Z_{11} are both from impedance simulation (also are calculated from S-parameters from modeling or measurement).


PDN Noise Voltage Spectrum Prediction




PDN Noise Voltage from Impedance










$$V_{PDN}(\omega) = Z_{PDN}(\omega) \times I_{IC}(\omega)$$


$$v_{PDN}(t) = F^{-1} \left\{ V_{PDN}(j\omega) \right\}$$



Transient PDN Noise Voltage

Inverse Fourier Transform to get $v_{PDN}(t)$

$$v_{PDN}(t) = F^{-1} \left\{ V_{PDN}(j\omega) \right\}$$





The estimated and measured noise voltage were compared, with a 100 MHz clock input, multi-frequency FPGA configuration, on the bare board and decoupled board.


PI - 14

PI Module Overview Part 1 – Concepts and Physics


- The PDN problem
- Noise on the PDN and an FPGA example
- PDN design considerations
- A couple of preliminary concepts
- Current and inductance physics
- A reduced order circuit model from a first principles formulation
- Characteristic Z_{PDN} and relationship to physics
- Understanding PDN physics and design through examples
- Identifying limiting physics in design
- Adding decoupling capacitors








PCB PDN Design Considerations



PI Module Overview Part 1 – Concepts and Physics

- The PDN problem
- Noise on the PDN and an FPGA example
- PDN design considerations
- A couple of preliminary concepts
 - Responses for RLC circuits
 - High-frequency current path




10⁻² [GHz]

10-1

 10^{-3}

Reminder – Circuit Model Behavior with Frequency




Reminder: Current Behavior

impeded by

- Conduction current carried by electrons $\vec{J}_{cond} = \sigma \vec{E}$ Displacement current carried by $\vec{J}_{displ} = \varepsilon \frac{d\vec{E}}{d\vec{E}}$


- admitted by




At high frequencies, when the copper planes/area fills that function as the signal reference conductors are several skin depths thick, no E or H fields can exist inside these planes. In order for this to be the case, currents have to "see" a partner and cannot "look through" conductors.


PI Module Overview Part 1 – Concepts and Physics

- The PDN problem
- Noise on the PDN and an FPGA example
- PDN design considerations
- A couple of preliminary concepts
- Current and inductance physics
 - Conduction current path through layers (vertical) on PCB PDN and associated inductance
 - Decomposing the inductance into pieces
 - Current path across the power net area fill and the ground power return current






The Objective and Guiding Physics: Conduction Current Path results in Inductance




The Objective and Guiding Physics: Conduction Current Path results in Inductance



The Objective and Guiding Physics:


Condution Current Path results in Inductance




<u>Key Point – Current Path and Inductance</u>

Four contributions (current path pieces) to the Z_{PDN} inductance Top decoupling capacitors Looking from the IC Above PCB to decaps **GND** caps-to- $Z_{PCB-in}(j\omega)$ PWR net **GND** area fill **GND GND** pkg-to-PWR net area fill in PWR net area fill **GND GND GND** Decoupling capacitors Bottom decoupling sharing IC vias capacitors

Geometry and Inductance Decomposition




Current Path, and Inductance




Current path from IC to decaps $\underline{in\ the\ power\ net\ area\ fill\ layer}$ is better to be in line (and not cross cutouts, around corners, etc.). L_{PCB_plane} is increased otherwise.

Key Points


- Production printed circuit boards that use area fills for the power net will have from 4 to over 40 layers. The IC package may have tens to hundreds of vias, and there may be tens to hundreds of decoupling capacitors. The *complexity is high*, but the *current path physics* are very *straight-forward*, though there will be many parallel paths.
- The inductance associated with a current path can be decomposed into four pieces along the path.
- Direct, "line-of-sight" current paths between the IC and the decaps will have less L_{PCB Plane} inductance than current paths that cross cutouts, slots, go around corners, etc.





PI Module Overview Part 1 – Concepts and Physics

- The PDN problem
- Noise on the PDN and an FPGA example
- PDN design considerations
- A couple of preliminary concepts
- Current and inductance physics
- A reduced order circuit model from a first principles formulation
 - Impedance from a Maxwell's equation formulation
 - A many element physics-based model to a reduced order impedance equivalent circuit with inductance related to geometry decomposition




[GHz]

10-1


10⁻³

Calculating Inductance from Current Path Physics

- All current segments in all layers are modeled (often many thousands or tens of thousands) and self inductances for every segment and mutual between segments are extracted using the (first principles) cavity model.
- Self and mutual inductances are included.



Circuit Model for PCB PDN




model is assembled.

Circuit reduction is used to get an impedance equivalent circuit model that coincides with the large-scale current path from IC package to decaps. Inductances are related to the current path on the geometry.

 C_{decap_i}


Impedance Equivalent Circuit



$$L_{PCB_EQ} = L_{PCB_Decap} + L_{PCB_IC} + L_{PCB_Plane} + L_{above}$$


Includes mutual inductances

Geometry and Impedance Equivalent Circuit




Key Points


- All current segments in all layers are modeled (often many thousands or tens of thousands) and self inductances for every segment and mutual inductance between segments are extracted using the (first principles) cavity model and a SPICE model is assembled.
- Circuit reduction can be done to produce an impedance equivalent circuit model in which the model values can be calculated. The impedance equivalent circuit model can be directly related to the geometry and current paths




PI Module Overview Part 1 – Concepts and Physics

- The PDN problem
- Noise on the PDN and an FPGA example
- PDN design considerations
- A couple of preliminary concepts
- Current and inductance physics
- A reduced order circuit model from a first
 principles formulation
- Characteristic Z_{PDN} and relationship to physics
 - Characteristic Z_{PDN} response resulting from current-path physics and associated inductance
 - Relating the Z_{PDN} response to geometry and the impedance equivalent circuit model
 - Z_{PDN} frequency response related to physics







Resulting Z_{PDN} Response



Each of these production real PCBs use only a single layer for the power net area fill (with adjacent layers for power return ground).







Resulting Z_{PDN} Response

 Z_{PDN} response is very consistent because of the current path and its associated inductance as seen from the


impedance equivalent circuit model





Geometry, Current Path, Model, and Z_{PDN}




Frequency Response for PCB PDN - C










Frequency Response for PCB PDN $-f_1$







Frequency Response for PCB PDN – L_{PCB EQ}







Frequency Response for PCB PDN $-f_2$










Frequency Response for PCB PDN –C_{Plane}










Frequency Response for PCB PDN $-f_3$









Frequency Response for PCB PDN –L_{PCB IC}








Key Points

- The shape of the Z_{PDN} curve is very characteristic but relatively simple, even though the geometry of the PDN on a multi-layer PCB is complicated
- The current-path physics governing the impedance are dominated by inductance and lumped element resonances above approximately
 1 MHz
- The inductance is dominated by the current path geometry "length/area" (series inductance), and the number of parallel paths (parallel inductance) and this will drive the design approach ("small loops and many loops")





- Where power layers are located in stackup
- Package ball pitch
- Decoupling capacitor interconnect
 - Number of PWR/GND vias in package
 - Number of decoupling capacitors

PI - 45


PI Module Overview Part 1 – Concepts and Physics

- The PDN problem
- Noise on the PDN and an FPGA example
- PDN design considerations
- A couple of preliminary concepts
- Current and inductance physics
- A reduced order circuit model from a first principles formulation
- Characteristic Z_{PDN} and relationship to physics
- Understanding PDN physics and design through examples
- Identifying limiting physics in design
- Adding decoupling capacitors






Power Plane and Capacitor Location Matrix




<u>L_{high}</u> – Power Plane Location in Layer Stack


Power planes – bottomPower planes – middle Power planes – top



<u>L_{high}</u> – Power Plane Location in Layer Stack

Power planes – bottomPower planes – middle Power planes – top






Decreasing current path and inductance from package balls to PDN power layer net

Power layer closest to the IC minimizes IC to power plane inductance. (Recall that $j\omega L_{PCB_IC}$ is the impedance limit above a few MHz.)


<u>L_{high}</u> – Power Plane Location in Layer Stack




Q: How many power pins are there here?


Q: Why is the mid frequency range impedance not changing

Capacitor Location – Top, Bottom, at IC




Capacitors placed on the side closest to the power plane reduces the inductance from the capacitor to power plane and L_{EQ} . The current path length/area is smallest.





Capacitor Location – Top, Bottom, at IC



10⁻⁴

10


 $10_{PI - 52}^{0}$

 10^{-2}

 $[GH_7]$

Q: Why are there only two curves in the mid-frequency range and what do they correspond to? Explain the differences.

<u>L_{EQ}</u> – Power Plane Location and Decaps





above?

Example

- 18 layer PCB
- Layer 2 is the power layer
- 45 power pins, 109 surrounding GND
- 45 decaps under the IC


Q: What happens if the number of IC pins are doubled?






Key Points


- The Z_{PDN} response can be related to the geometry, current path and associated inductance.
- The dominant component in the impedance equivalent circuit can be identified and used to explain the behavior of the PDN response, and to guide the PDN design.




PI Module Overview Part 1 – Concepts and Physics

- The PDN problem
- Noise on the PDN and an FPGA example
- PDN design considerations
- A couple of preliminary concepts
- Current and inductance physics
- A reduced order circuit model from a first principles formulation
- Characteristic Z_{PDN} and relationship to physics
- Understanding PDN physics and design through examples
- Identifying limiting physics in design
 - L_{PCB IC}
 - Decaps under the IC
 - All decaps









L_{PCB IC} Physical Limit

 $L_{PCB\ IC}$ is the physical limit at high frequencies when the current returns through the interplane capacitance of the power net area fill and return




Real Board L_{PCB IC} Examples




L_{PCB IC} Physical Limit

L_{PCB IC} is the physical limit at high frequencies when the current returns through the interplane capacitance of the power net area fill and return




All Decaps Physical Limit

The All Decaps physical limit is when shorts are placed across all decap locations under the IC, and a ring of many capacitor locations on the top and bottom of the PCB are shorted at the bonding pads




Decaps Under the IC Physical Limit

There is a physical limit when all the power pins under the IC are shorted on the bottom layer that corresponds to placing all possible decaps under the IC




Key Points


- Physical limits can be established for the upper bound of placing decoupling capacitors at various locations
 - L_{PCB IC}
 - Decaps under the IC
 - All decaps
- If the target impedance cannot be met due to a particular limitation, the nature of the limitation and the impedance equivalent circuit can guide the design direction.




PI Module Overview Part 1 – Concepts and Physics

- The PDN problem
- Noise on the PDN and an FPGA example
- PDN design considerations
- A couple of preliminary concepts
- Current and inductance physics
- A reduced order circuit model from a first principles formulation
- Characteristic Z_{PDN} and relationship to physics
- Understanding PDN physics and design through examples
- Identifying limiting physics in design
- Adding decoupling capacitors
 - Values of decaps to use
 - Where to place around the IC
 - Connecting the decap to the PCB
 - Convergence of $L_{\text{PCB Decap}}$ for large number of decaps








Two Approaches for SMT Decoupling

- Use an <u>array</u> of capacitor values:
 - This may be the best known approach in the signal integrity design community
 - Rationale: to maintain a flat impedance profile below a target impedance over a wide frequency range
 - Typically a logarithmically spaced (10, 22, 47, 100, 220, 470nF, etc.) array of several values per decade.
- Use a <u>large</u> capacitor value in the package size
 - This is less well-known, but an approach in the EMI design community
 - Rationale: to keep impedance as low as possible, less emphasis on a target impedance and a flat profile

<u>Decoupling Strategy – Geometry</u>


Capacitor Description					# of Caps		
Value (nF)	ESR (mΩ)	ESL (nH)	Inter- connect (nH)	Туре	A	В	B1
3.30E+06	60	15	2	E-lytic	1	1	1
100000	11	1.4	2	1812	4	16	16
47000	12	1.4	2	1812	4		
22000	14	1.4	2	1812	4		
10000	16	1.4	2	1812	4		
4700	16	0.5	1.6	0603	4	24	
2200	19	0.5	1.6	0603	4		
1000	23	0.5	1.6	0603	4		
470	29	0.5	1.6	0603	4		
220	23	0.5	1.6	0603	4		
100	30	0.5	1.6	0603	4		
47	40	0.4	1.35	0402	4	20	44
22	55	0.4	1.35	0402	4		
10	75	0.4	1.35	0402	4		
4.7	104	0.4	1.35	0402	4		
2.2	211	0.4	1.35	0402	4		
Total # of Decoupling Capacitors =					61	61	6
Total Capacitance (milliF) =					4.05	5.01	4.90




t=10 mils. tan $\delta = 0.02$ ϵ_r =4.5


Approaches for SMT Decoupling Values

- Approach A: values of decoupling capacitors logarithmically spaced, i.e. 3 values per decade: 10, 22, 47, 100, etc.
- Approach B: largest values of decoupling available in two package sizes, i.e., 0603 and 0402
- Approach B1: largest values of decoupling available in one package size, i.e., 0402.







Optimizing Algorithm –35 decaps




Optimizing Algorithm –45 decaps




28 Layer Real PCB Design: 1 Capacitor



28 Layer Real PCB Design: 19 Capacitors





28 Layer Real PCB Design: 43 Capacitors



Key Points


- Decoupling capacitors can be added using several values in a given decade to decouple over wide frequency ranges
- Decoupling capacitors can be added as the largest value in a package size to achieve a target impedance as well.







PI Module Overview Part 1 – Concepts and Physics


- The PDN problem
- Noise on the PDN and an FPGA example
- PDN design considerations
- A couple of preliminary concepts
- Current and inductance physics
- A reduced order circuit model from a first principles formulation
- Characteristic Z_{PDN} and relationship to physics
- Understanding PDN physics and design through examples
- Identifying limiting physics in design
- Adding decoupling capacitors
 - Values of decaps to use
 - Where to place around the IC
 - Connecting the decap to the PCB
 - Convergence of $L_{\text{PCB Decap}}$ for large number of decaps









<u>L_{PCB_Plane}</u> Current Physics and Inductance









D=1", Pitch = 1mm

 L_{PCB_Plane} decreases with multiple parallel paths









PI - 75


<u>L_{PCB_Plane}</u> Current Physics and Inductance

Q: When is placing capacitors in a ring around the IC most beneficial?



Current Path, and Inductance







Q: If the current path from IC to the decaps is not in direct line (e.g., crosses a cutout or slot, goes around a corners, etc.), which portion of the inductance is affected, and can potentially become dominant?

PI - 77

Key Points


- If $L_{PCB\ Plane}$ is dominant, e.g., when the power net area fill is near the top, and the decaps are placed on the top layer, then placing the capacitors in a ring around the IC can minimize $L_{PCB\ Plane}$
- In general, L_{PCB Plane} is typically not the limiting factor, and decaps are often limited to "keep-in" regions where signal routing channels are not compromised.







PI Module Overview Part 1 – Concepts and Physics


- The PDN problem
- Noise on the PDN and an FPGA example
- PDN design considerations
- A couple of preliminary concepts
- Current and inductance physics
- A reduced order circuit model from a first principles formulation
- Characteristic Z_{PDN} and relationship to physics
- Understanding PDN physics and design through examples
- Identifying limiting physics in design
- Adding decoupling capacitors
 - Values of decaps to use
 - Where to place around the IC
 - Connecting the decap to the PCB
 - Convergence of $L_{\text{PCB Decap}}$ for large number of decaps








Practices for Mounting SMT Capacitors




Adding trace length, adds inductance to the interconnect:


- "loop area" above the planes—L_{above}
- Area between the power and GND return vias vertically connecting to the PWR planes



Example 1: The Doublet – Minimizing L_{PCB Decap}

Placing decaps on in pairs allows to use mutual inductance to minimize overall $L_{PCR\ Decan}$






Q: If $L_{PCB\ IC}$ is negligible, in which cases can the doublet configuration be beneficial? Which cases less so.

Example 2: The Doublet – Minimizing L_{PCB Decap}

Placing decaps on in pairs allows to use mutual inductance to minimize overall $L_{PCR\ Decan}$




Decap Decap Decap Decap Power Net under test Reference Net Floating Net


Q: If $L_{PCB\ IC}$ is negligible, and decaps can be placed under the IC, in which cases can the doublet configuration be beneficial? Which cases less so.


Q: Which of these cases is not well chosen for the decap location?

PI Module Overview Part 1 – Concepts and Physics


- The PDN problem
- Noise on the PDN and an FPGA example
- PDN design considerations
- A couple of preliminary concepts
- Current and inductance physics
- A reduced order circuit model from a first principles formulation
- Characteristic Z_{PDN} and relationship to physics
- Understanding PDN physics and design through examples
- Identifying limiting physics in design
- Adding decoupling capacitors
 - Values of decaps to use
 - Where to place around the IC
 - Connecting the decap to the PCB
 - Convergence of LPCB Decap for large number of decaps











<u>L_{PCB_Decap}</u> Convergence













of decap pairs


 $\frac{1}{n_{pair}}$ convergence rate for all SMT package sizes


*The L_{PCB_Decap} is simulated in PDN Tool and the inductance is extracted from $|Z_{PDN}|$.

<u>L_{PCB_Decap}</u> Capacitor Configuration Example











- Doublet: 8 pairs
 - Alternating: 14 pairs
- 1/n: 25 pairs (no mutual coupling between individual decaps)
- Aligned: 30 pairs

Key Points

- Adding capacitors
 decreases L_{PCB Decap} as
 1/n
- Geometries such as the Doublet or 3-terminal capacitors reduce inductance over geometries where there is no benefit of mutual inductance.





Design Implications

- Use the impedance equivalent circuit model to try to identify what component is dominant and use it to guide meeting the target impedance.
- PWR/GND plane pair nearer to the IC in stackup will minimize L_{PCB_IC} from package balls to power net area fill (smaller loop)
- PWR/GND plane pairs closely spaced will reduce L_{PCB_plane}.
- Place caps close to the power layer to minimize the inductance from the capacitor to the power net area fill layer, i.e., $L_{PCB\ decaps}$. (minimize the loop)
- Placing caps on the underside of PCB opposite package can benefit the design
 - The space is available and requires no additional vias
 - If the pkg/planes/decap path is shorter due to PWR/GND near package in stackup decaps around the IC will be more effective
- Power and ground vias placed adjacent to the caps reduces the inductance in the current return path (or in the bonding pads). (smaller loops)
- Capacitor arrangements that utilize mutual inductance, e.g., doublet, or 3-terminal capacitor, can significantly reduce $L_{PCB\ decaps}$.

Thank you!

Power Integrity for High-Speed Design on Multi-Layer PCBs

Concepts and Physics

James L. Drewniak
Clear Signal Solutions and
Missouri S&T EMC Laboratory
james.drewniak@clearsig.com





Contributors

- IBM B. Archambeault, S. Connor, M. Cocchini, W. Becker, M. Cracraft, A. Ruehli
- Cisco B. Achkir, S. Scearce, Q. Gaumer, M. Sapazhnikov
- Missouri S&T B. Zhao, S. Bai, S. Liang, X. Zhu, K. Shringapure, S. Pan, J. Xu, J. Fan


Overview – Pre-layout Methodology

Problem and concepts


 PDN pre-layout design methodology

Circuit model


Example




Problem Introduction



A Systematic Approach for Achieving PI




PDN Design Considerations




The pre-layout methodology is for multi-layered PCB PDN geometry.


PI Design Flow – Package



Design Flow – PCB




Objective: PCB Impedance Equivalent Circuit




Overview – Pre-layout Methodology

Problem and concepts

- PDN pre-layout design methodology
 - Example geometry
 - L_{PCB IC} calculation
 - L_{PCB_decap} calculation
 - L_{PCB_plane} calculation
 - L_{above} calculation




PCB PDN Example - Geometry




Overview – Pre-layout Methodology


Problem and concepts

- PDN pre-layout design methodology
 - Example geometry
 - L_{PCB_IC} calculation
 - L_{PCB_decap} calculation
 - L_{PCB_plane} calculation
 - L_{above} calculation




L_{PCB_IC} Geometry






Pitch	Drill size	Anti-pad size
1 mm	8mils	20mils
	12mils	32mils
	15mils	39mils
0.8 mm	8mils	20mils
	12mils	20mils

$L_{PCB\ IC}$ Inductance Physics – goes as h



Cavity Model



$$L_{ij} = \frac{\mu h}{ab} \sum_{m=0} \sum_{n=0}^{\infty} \frac{\varepsilon_{m}^{2} \varepsilon_{n}^{2}}{k_{mn}^{2}} f(x_{i}, y_{i}, x_{j}, y_{j}) \Big|_{(m,n) \neq (0,0)}$$

$$h = h_1 + h_2$$


$$L_{PCB_IC_grid} = h! \frac{L_{self_PUL,1unitcell}}{n_{ICpin}} + L_{Mutual,unitcell_PUL})$$


$$L_{\textit{self}_\textit{PUL},\textit{lunitcell}} = L_{\textit{self},\textit{PWR}} + \frac{L_{\textit{self},\textit{GND}}}{4} - 2M_{\textit{PG}} + \frac{M_{\textit{GG1}}}{2} + \frac{M_{\textit{GG2}}}{4}$$


Calculate a per-unitlayer inductance

L_{PCB_IC} Convergence for 1mm Pitch

PWR:GND=1:1







L_{PCB IC} [pH] WHEN THE DRILL DIAMETER IS 8 MILS AND THE THICKNESS FROM THE IC TO THE POWER CAVITY IS 40 MILS


IC power pin #	Cavity Model	CST
72 (6 rows by 12 cols)	12.3	12.5
200 (10 rows by 20 cols)	4.2	4.1

Additional pin pairs or unit cells converges as

$$\frac{1}{n}$$
 or $\frac{1}{n_{unit\ cell}}$


*The L_{PCB_IC} is simulated in PDN Tool and the inductance is extracted from $|Z_{PDN}|$.

L_{PCB_IC} Caclulation



L_{PCB_IC} Design Calculations

Layers are "in series"




$$h = h_1 + h_2$$

$$L_{PCB_IC} = h \times \frac{L_{self_PUL,1pin}}{n_{ICpin}}$$

All mutual inductances are accounted for

 $L_{PCB\ IC}$ per mil for one IC pin [pH]

Pitch	Drill size	1/n	1/n _{UnitCell}
1 mm	8mils	24.5	13.5
	12mils	20.4	11.0
	15 mils	18	9.5
0.8 mm	8mils	22.0	12.0
	12mils	17.9	9.5



L_{PCB} IC Design Calculations per-unit-layer

TABLE II IC PIN DESIGNS WITH DIFFERENT PITCH SIZES AND VIA-PADSTACK SIZES


Pitch Size	Drill (Diameters)	Anti-pad (Diameters)
1 mm	8 mils	20 mils
	10 mils	30 mils
	12 mils	32 mils
0.8 mm	8 mils	20 mils
	12 mils	20 mils
0.5mm	8mils	20mils

TABLE III. LDCB TO [PH/MIL] FOR THE UNIT CELL.

<u> </u>	L _{PCB IC} [PH/MIL] FOR THE UNIT CELL.						
_	Pitch [mm]	Drill [mils]	PG pair. formula	CST	Grid unit cell formula	CST	
	1	8	24.5	24.0	13.5	12.9	
		10	22.2	21.8	12.1	11.5	
		12	20.4	20.0	11.0	10.2	
	0.8	8	22.0	21.8	12.0	11.3	
		12	17.9	17.3	9.5	8.6	


L_{PCB_IC} Design Flow

- Use the IC pin placement with the lowest n=1 inductance
- Adjust the stack-up to reduce the height from the IC port to the power net area fill
- Approximate the range of the L_{PCB_IC} using the 1/n and 1/n_{UnitCell} value to meet the high-frequency target impedance
- Calculate the # of IC pins needed according to the 1/n and 1/n_{UnitCell} curve for the geometry




Frequency

L_{PCB_IC} Example



Alternating

Drill size = 15mils, Anti-pad size = 39mils, Pitch = 1mm.



Frequency

Requirement:

$$|Z_{PDN}| < 50m\Omega$$
, when $f = 100MHz$

$$L_{self_PUL,1pin} = 18 pH / mils$$

$$h = 26mils$$


$$L_{PCB_IC_needed} = \frac{468 \, pH}{n_{ICpin}} < 79.6 \, pH \quad \bigcirc \quad n_{ICpin} \ge 6$$

The IC pin # is 32, given by package designer.


$$L_{PCB_IC} = h \times \frac{L_{self_PUL,1pin}}{n_{ICpin}} = \frac{468pH}{32} = 14.6pH$$

--

Impedance Equivalent Circuit



L_{PCB} EO Components Approximation



$$L_{high_needed}$$
=79.6 pH \downarrow $L_{PCB_EQ_min}$ =79.6 pH

$$L_{PCB_IC}=14.6 \text{ pH}$$

Frequency

$$L_{PCB_EQ} = L_{PCB_IC} + L_{PCB_Decap} + L_{PCB_Plane} + L_{above} \le 79.6 \, pH$$

Assume: L_{PCB} Decap is the similar to L_{above}, L_{PCB} Plane

$$L_{PCB_Decap} = 22pH,$$


$$L_{PCB above} = 22pH$$
,

$$L_{PCB_Plane} = 22pH.$$

Overview – Pre-layout Methodology

Problem and concepts

- PDN pre-layout design methodology
 - Example geometry
 - L_{PCB_IC} calculation
 - L_{PCB_decap} calculation
 - L_{PCB_plane} calculation
 - L_{above} calculation




L_{PCB_Decap} Geometry


Alternating

X a b

Aligned



Doublet



Relative via locations and package size ([mils]) of the three decoupling capacitor placement patterns

Placement pattern	Size	a	b	X	Y
	0201	45	120	159	85
Alternating/	0402	53	136	175	101
Aligned	0603	88	207	246	171
	0805	108	223	262	211
	0201	32	32	149	71
Doublet	0402			165	87
	0603			235	158
	0805			275	174



Occupied area


Solder land




Solder resist pattern

Package area


L_{PCB_Decap} Inductance Physics








- Coupling between IC via and decap via neglected
- IC vias and decoupling capacitor vias can be modeled separately

L_{PCB_Decap} Inductance Physics









$$L_{PCB_Decap} = \frac{L_{PCB_Decap_PUL} \mid_{n_{(decap\ pair)}=1}}{n_{(decap\ pair)}} \times h$$

$$L_{PCB_Decap_PUL} \mid_{n_{(decap\ pair)}=1} =$$


$$\frac{1}{2}(L_P + L_G \bigcirc 2M_{PiGi} \bigcirc M_{P1P2} \bigcirc M_{G1G2} \bigcirc M_{P2G1}),$$


$$i = 1 \ or \ 2$$
The sign shows the contributions of the mutual inductances


Mutual inductance between the PWR and GND vias for one decap Mutual inductance between the PWR and PWR, or between GND and GND vias in different decaps Mutual inductance between the PWR and GND, or between PWR and GND vias in different decaps


Decap 0201, h=40mils	Aligned	Alternating	Doublet
L _{PCB_Decap} _{nDecapPair=1}	798pH	372pH	246pH


L_{PCB_Decap} Functional Variation












of decap pairs


 n_{pair} convergence rate for all SMT package sizes

*The L_{PCB_Decap} is simulated in PDN Tool and the inductance is extracted from $|Z_{PDN}|$.

L_{PCB_Decap} Convergence



L_{PCB_Decap} Design Calculations




$$\begin{split} L_{Decap_total_1\,pair} &= L_{Decap_above} + L_{PCB_Decap} \\ L_{PCB_Decap_1\,pair} &= h \times \boxed{L_{PCB_Decap_PUL}\mid_{npair=1}} \\ h &= h_1 + h_2 \end{split}$$


 L_{PCB_Decap} per mil for one decap pair [pH]


$L_{PCB_Decap_PUL} _{npair=1}$	Aligned	Alternating	Doublet	Single decap /2
0201	20.8	11.3	6.8	14.6
0402	21.4	11.8	6.8	15.3
0603	23.4	14.6	6.8	17.4
0805	23.4	15.5	6.8	17.8

L_{PCB_Decap} Design Considerations


- Use the decap placement with the lowest L_{PCB_Decap} value
- Based on the stack-up, place the decaps on bottom or top layer closer to the power net area fill layer (to make the loop area of the decap interconnect smallest)
- Calculate the # of decaps needed to achieve
 L_{PCB EO} below the target impedance








L_{PCB_Decap} Design Example





Requirement

$$L_{PCB_Decap} \le 22 \text{ pH}$$

$$L_{PCB_Decap_1pair} = h \times L_{PCB_Decap_PUL} \mid_{npair=1}$$

$$L_{PCB_Decap_PUL} \mid_{npair=1} = 6.8 \, pH \, / \, mil$$

$$h = 26mils$$


$$L_{PCB\ Decap\ 1\,pair} = 177\,pH$$

$$L_{PCB_Decap} = \frac{L_{PCB_Decap_PUL} \mid_{n_{(decap\ pair)}=1}}{n_{(decap\ pair)}} \times h$$


$$\frac{177\,pH}{n_{(decap\;pair)}} < 22\,pH$$

$$n_{(decap_pair)} \ge 8$$


Impedance Equivalent Circuit




Decaps Under the IC



L_{PCB_EQ} Variation for Decaps Under the IC



L_{PCB} Example for Decaps Under the IC



Outline


- Problem and concepts
- PDN pre-layout design methodology
 - Example geometry
 - L_{PCB IC} calculation
 - L_{PCB_decap} calculation
 - L_{PCB_plane} calculation


 $L_{\text{PCB_Decap_}i}$

 L_{above_i}


 C_{decap_i}

- L_{above} calculation






- If the current path on the power net is direct to decaps and L is not significantly changed due to power net voids, the following design curves are used.
- Horizontal inductance and vertical inductance are merged in the model and final equivalent circuit model is constructed as below.





well estimate the inductance.

L_{PCB_Plane} Geometry





L_{PCB_Plane} Current Physics and Inductance






Pitch = 1mm Decaps are placed on the top layer






L_{PCB_Plane} Design Curves



L_{PCB Plane} Example




Requirement: L_{PCB_Plane} <=22 pH

From the design curves, D=500mils, n_{Decap_Pair} >=16.

Combine the requirement from L_{PCB_IC} ,


$$L_{PCB_Decap}$$
, $n_{ICpin} >= 6$, $n_{Decap_Pair} >= 8$





$$n_{ICpin} = 32$$
, $n_{Decap_Pair} > = 16$

Impedance Equivalent Circuit




Outline


Problem and concepts

- PDN pre-layout design methodology
 - Example geometry
 - L_{PCB_IC} calculation
 - L_{PCB_decap} calculation
 - L_{PCB_plane} calculation

- L_{above} calculation



L_{above} Geometry




L_{above} Geometries

Decoupling capacitor of sizes 0805/0603/0402/0201 for L_{above} design space

#	Name	Figure	#	Name	Figure	#	Name	Figure	100
1	Shared Via		2	Power Via Alternati ng	00	3	Doublet		40 27 40
4	Via in Pad		5	Shared Pad	0 0	6	Via in pad alternat ing		24 19
7	PWR via in Line		8	3- terminal		9	Multi- via		$ \begin{array}{c} [mil] \\ & & \\ & $

L_{above} Design Library - Doublet



Anti-Pad Diameter: 0.762mm

Pad Diameter: 0.538mm

Via Diameter (drill size): 0.25mm

With Different package sizes,


• 0201, 0402, 0603, 0805


Using wider trace to minimize inductance

What will change	0201	0402	0603	0805
L		56 mil	78 mil	100 mil
W		20 mil	30 mil	50 mil
gap1		18 mil	18 mil	12 mil
gap2		15 mil	15 mil	21 mil
dis1		12 mil	20 mil	31 mil
dis2		17 mil	22 mil	30 mil

What will not change	0201, 0402, 0603, 0805
pitch	1 mm

L_{above} Design Library - Doublet






L_{above} for doublet layout [pH]

Distance (mil)	0805	0603	0402
3.5	125.6	123.8	132.9
5	161	157.4	166.2
10	248.2	239.9	244.6
15	313.2	301.4	302.2
20	368.4	354.3	352.3
25	419.2	403.4	399.4
30	467.5	450.4	445

L_{above} Design Library – Power Via Alternating



With Different package sizes,

• 0201, 0402, 0603, 0805 Using wider trace to minimize inductance

What will change	0201	0402	0603	0805
L		56 mil	78 mil	100 mil
W		20 mil	30 mil	50 mil
gap		10.5 mil	11 mil	11 mil

_	
Power	Via

Ground Via


Anti-Pad Diameter: 0.762mm

Pad Diameter: 0.538mm


Via Diameter (drill size): 0.25mm

What will not change	0201, 0402, 0603, 0805		
Dis (Pad Edge to Via)	10 mils (0.25 mm)		

L_{above} Design Library – Power Via Alternating




Design Curve



L_{above} for alternating layout [pH]

Distance (mil)	0805	0603	0402
3.5	124.3	142.4	147.7
5	164.2	181.1	179.1
10	274.5	280.1	257.9
15	364.7	355.9	317.7
20	444.1	421.1	369.6
25	517.2	480.8	418.2
30	586.8	537.4	464.7

L_{above} Design Library – Power Via Aligned



With Different package sizes,

• 0201, 0402, 0603, 0805 Using wider trace to minimize inductance

What will change	0201	0402	0603	0805
L		56 mil	78 mil	100 mil
W		20 mil	30 mil	50 mil
gap		10.5 mil	11 mil	11 mil

• Power Via

Ground Via


Anti-Pad Diameter: 0.762mm

Pad Diameter: 0.538mm


Via Diameter (drill size): 0.25mm

What will not change	0201, 0402, 0603, 0805		
Dis (Pad Edge to Via)	10 mils (0.25 mm)		

L_{above} Design Library – Power Via Aligned




Design Curve




L_{above} for aligned layout [pH]

Distance (mil)	0805	0603	0402
3.5	132.4	157.3	172.4
5	180.1	208.1	217.8
10	327.8	360.3	354.8
15	464.7	497.8	478.4
20	595	626.8	594.5
25	721.3	749.8	705.4
30	842.8	868.8	812.9


L_{above} Modeling with Decaps




L_{above} Modeling








L_{above} Example



$$L_{PCB_Decap_1pair} = 177 \, pH$$

Pick doublet 0805 layout for L_{above} calculation with distance = 5mils, and decap body height H = 10mils. Then distance + H/2=10mils. From the library, the L_{above} for one decap is


$$L_{Decap_above_1pair} = 248 pH$$



From previous design: $n_{ICpin} = 32$, $n_{Decap_Pair} > = 16$,

Requirement: $L_{PCB Decap} + L_{above} = 22pH + 22pH = 44pH$

Impedance Equivalent Circuit



Outline

Problem and concepts

PDN pre-layout design methodology

GND
Decaps on Bottom Layer


Decaps on Bottom Layer

Decaps on Bottom Layer


Away from the IC


 L_{PCB_IC}

GND1 GND2




Circuit model and example








Impedance Equivalent Circuit



PCB Example








PCB PDN Design:

32 IC pins

D = 500mils


16 pairs of decaps using doublet layout on the top layer




$$L_{PCB_Decap_i} = 177 \text{ pH (pair)}$$

 $L_{above i} = 248 \text{ pH (pair)}$

PCB Example Input Impedance



$$L_{PCB_Decap_i}$$
=177 pH (pair)
 $L_{above\ i}$ = 248 pH (pair)



$$L_{PCB_EQ} = 60 pH$$


 $L_{PCB_IC} = 14.6 pH$
For 0805 decap, ESR =30mOhm
For 16 decap pairs, R_{EQ} is around
30mOhm/32 =0.94mOhm.

 $G_{diel} = 0.1S$ from real board measurement $R_{IC} = 0.01 Ohm$ from real board measurement Assume the decap is 100nF, $C_{Decap} = 3.2 uF$

$$C_{Plane_perCavity} = \frac{\varepsilon A}{d} = 8.85 \times 10^{-12} \times 5000 \times 2.54 \times 10^{-5} \times 6000 \times 2.54 \times 10^{-5}$$

 $5 \times 2.54 \times 10^{-5}$

$$C_{Plane} = 2.7 \text{ nF}$$



Thank You!

HIGH FREQUENCY
MEASUREMENTS
AND NOISE IN
ELECTRONIC CIRCUIT

Locating Impulsive Events in 3D Space

Douglas C. Smith Douglas C. Smith

Boulder City, NV 89006

Phone: 800-323-3956

Phone: 702-570-6108

Email: doug@dsmith.org

Website: http://www.dsmith.org

EXAMPLES OF CHAIRS



Standard Office Chair



ESD Controlling Chair




Test Setup to Measure Number of ESD Events


Copyright © 1997-2006, Douglas C. Smith Phone: 1-800-323-3956, 1-408-356-4186 http://www.dsmith.org doug@dsmith.org SCVEMC Mini-Symposium only

Oct. 3, 2019


Page 03 of 19




Event Count After Rising From Chair




30 Cm Dipole for Receiving Chair ESD Radiation




EMI Picked up by a 30 Cm Dipole Near Chair



Jingling Change Test Setup



Loop Output Caused by Jingling Change: Case 1




Loop Output Caused by Jingling Change: Case 2

Locating Impulsive Events


- Faster circuits ⇒ problems from environment
 Noise sources that have always been around are now
 causing problems.
- Locating and characterizing noise generating events can dramatically shorten resolution time of problems.

Oct. 3, 2019

Example of Event Location



Case #1




Copyright © 2004-2007, Douglas C. Smith Phone: 1-800-323-3956, 1-408-356-4186 http://www.dsmith.org doug@dsmith.org

SCVEMC Mini-Symposium only

Oct. 3, 2019

Page 12 of 19

Case #2



Copyright © 2004-2007, Douglas C. Smith Phone: 1-800-323-3956, 1-408-356-4186 http://www.dsmith.org doug@dsmith.org

SCVEMC Mini-Symposium only

Oct. 3, 2019


Page 13 of 19

Observations

- Time delay indicates direction or surface of event location
- Relative amplitudes indicate distance from antennas
- Absolute amplitudes combined with above give information on strength of event
- Risetime gives indication of nature of event (low or high voltage)

Oct. 3, 2019

Mobile Event Finder



All Rights Reserved

Copyright © 2004-2007, Douglas C. Smith Phone: 1-800-323-3956, 1-408-356-4186 http://www.dsmith.org doug@dsmith.org

SCVEMC Mini-Symposium only

Oct. 3, 2019


Page 15 of 19

Finding a Noise Source Within a System (continuous signals)

To find the source of noise out of several possibilities, loops can be used to determine time correlation. There are two cases for continuous signals:

- Finding how a known source manifests itself at several locations around a system.
- Observing a noise at one point in a system and finding the source.

Method: Finding Effects of a Source (continuous signals)



Position the loop close to source and trigger scope from the loop.

With the scope triggered by the source of noise, use another loop or voltage probe to find effects of the noise source around the system. The loop is an ideal trigger source since it can pick up a signal without having to connect to the noise source.

Method: Finding a Source of Noise (continuous signals)

- Trigger the scope from the measured noise at a point in the system by any means (loop, voltage probe, etc.).
- Move a loop around the system to find a source that is correlated in time to the measured noise. A loop is ideal since it can be moved around quickly without need for connection to the circuit.

Using Loops to Find a Noise Source (pulsed signals)

Using time delays between probes, much like a miniature version of the mobile cart for finding ESD events in a room, a source of noise in a system can be located.


Oct. 3, 2019

Electromagnetics Made Simple Maxwell Without the Math



Mark Montrose
Principle Consultant
Montrose Compliance Services, Inc.
mark@montrosecompliance.com
www.montrosecompliance.com
(408) 247-5715

Basis of Electrical Engineering



If we prevent losses in the propagation path, or remove it from the model, we have compliance (EMC Made Simple)

Electromagnetics Made Simple Using Simple Algebra

Maxwell Made Simple®

Maxwell's four equations describe the relationship of electric and magnetic fields, derived from Ampere's Law, Faraday's Law, and two from Gauss.

To overly simplify Maxwell, <u>conceptually</u> use *Ohms law* to convert frequency domain aspects of Maxwell's equations into the time domain.

Ohms Law (Time domain - DC currents)
$$V = IR$$


Maxwell's Equations (Frequency domain - AC currents)

$$V_{rf} = I_{rf} Z$$

$$Z = R + j|X|$$

where
 $X_L = 2 \pi f L$
 $X_C = 1/(2\pi f C)$

Right Hand Rule (Faraday's Law)



Where is the electric field? In the direction of current flow.

Only the magnetic field is shown as a flux line.

Maxwell's Equations - Simplified (For Reference Purposes)

First Law: Electric Flux (from Gauss)

$$\nabla \bullet D = \rho$$

$$\varphi_{\rm e} = \oint_{\rm S} {\sf D} \bullet d{\sf s} = \int_{\rm V} \rho \, d{\sf V} = 0$$

The math that explains how a **Faraday shield works for electric** fields, simplified.

Second Law: Magnetic Flux (from Gauss)

$$\nabla \bullet B = 0$$

$$\varphi_m = \oint_{\mathcal{S}} \mathbf{B} \bullet d\mathbf{S} = 0$$

The math that explains how a **Faraday shield works for** magnetic fields, simplified.

Third Law: Electric Potential (from Faraday)

$$\nabla \times \mathsf{E} = -\frac{\partial \mathsf{B}}{\partial t}$$

$$\nabla \times \mathsf{E} = -\frac{\partial \mathsf{B}}{\partial t} \qquad \qquad \oint \mathsf{E} \bullet dl = -\int_{\mathsf{S}} \frac{\partial \mathsf{B}}{\partial t} \bullet d\mathsf{S}$$

Time varying current in a transmission line creates time varying magnetic flux, which in turn creates an electric field, the combination of which creates an electromagnetic field.

Fourth Law: Electric Current (from Ampere)

$$\nabla \times H = J + \frac{\partial D}{\partial t}$$

$$\nabla \times \mathbf{H} = \mathbf{J} + \frac{\partial \mathbf{D}}{\partial t} \qquad \oint \mathbf{H} \bullet d\mathbf{I} = \iint_{\mathcal{S}} \mathbf{J} + \frac{\partial \mathbf{D}}{\partial t} \bullet d\mathbf{S} = \mathbf{I}_{total}$$

Current must flow in a loop, simplified.

DO NOT WORRY ABOUT SOLVING CALCULUS EQUATIONS UNDERSTAND WHAT THE EQUATIONS TELL US!

Electric and Magnetic Field Impedance

A plane wave is a combination of both electric and magnetic field components (Poynting vector). Fields propagate from a field source near the velocity of light.

$$c = 1/\sqrt{\mu_0 \varepsilon_0} = 3 \times 10^8$$

where
$$\mu_o = 4\pi * 10^{-7}$$
 H/m $\varepsilon_o = 8.85 * 10^{-12}$ F/m


Electric field component is measured in volts/meter (Note-voltage)
Magnetic field component is in amps/meter (Note-current)

The ratio of both electric field (E) to magnetic field (H) is identified as the "impedance" of free space. This impedance ratio is described by:


$$Z_0 = E \times H = \sqrt{\frac{\mu_0}{\varepsilon_0}} = 377 \text{ ohms}$$

Energy carried in the wave front is measured in Watts/meter²
(Note-power)

Ohms Law Applied to Field Propagation: P=VI



Magnetic and Electric Field Representation



Dipole Antenna Configuration

Loop Antenna Configuration

Component Characteristics at RF Frequencies

(The Hidden Schematic) **LOW FREQUENCY HIGH FREQUENCY COMPONENT RESPONSE BEHAVIOR BEHAVIOR** (Lumped version) resonance wavelength at high frequencies Ζ **WIRE RESISTOR INDUCTOR** Ζ **CAPACITOR TRANSFORMER** Z

Response curves

Solid line is low frequency behavior Solid line is high frequency behavior


Common-Mode and Differential-Mode Currents in Transmission Lines

Differential-mode

- Conveys desired information.
- 2. Does not cause interference. Fields generated oppose each other and cancel.


Common-mode

- 1. The major source of cable radiation.
- 2. Contains no useful information.
- 3. Has no useful purpose.
- 4. Causes a system (traces, cables, etc.) to radiate.



Transmission Line Theory Made Simple


Lossless Transmission Line Equivalent Circuit Within a PCB



$$Z_{o} = \sqrt{\frac{L_{o}}{C_{o}}} = \frac{V(x)}{I(x)}$$

$$au_{
m pd} = \sqrt{L_{
m total} C_{
m total}}$$

Lossy Transmission Line Equivalent Circuit Within a PCB



$$V(\omega, \mathbf{x}) = Vo \exp(-\Gamma \mathbf{x}) \exp(jt)$$

$$\Gamma = \alpha + j\beta = \sqrt{(RL + j\omega LL) + (GL + j\omega CL)}$$

$$Zo = \sqrt{\frac{(RL + j\omega LL)}{(GL + j\omega CL)}}$$

*Z*o = characteristic impedance


L = line length


RL, GL may vary with frequency

Lossy Transmission Lines

- Resistive losses. Constant with frequency. Ideal resistors have a constant value with frequency. Attenuation, usually measured in dB/unit distance is proportional to the resistance per unit length of the conductor.
- 2. <u>Skin effect losses</u>. Proportional to the square root of frequency. As the signal frequency increases, current flow retreats to the surface of the conductor flowing in a "skin" which becomes thinner with increasing frequency.
- 3. <u>Dielectric losses</u>. The PCB material (core and prepreg) absorbs some of the electric field energy, which is directly proportional to frequency. A high dissipation factor material means it will absorb a lot of propagating electromagnetic energy.
- 4. Resonances. Typically caused by improperly terminated traces and split planes in addition to the lumped magnitude of both capacitance and inductance within power distribution networks.

Crosstalk (a.k.a. – EMI at the Microscopic Level)






$$Z_{V} = \frac{Z_{S}(v)x Z_{L}(v)}{Z_{S}(v) + Z_{L}(v)}$$

= Capacitance between source trace and victim trace

 $Z_V = \frac{Z_{S(v)} \times Z_{L(v)}}{Z_{S(v)} + Z_{L(v)}}$ C_{SV} = Capacitance between source trace and victim C_{Vg} = Capacitance between victim trace and ground

C_{sg} = Capacitance between source trace and ground




Parallel traces over a ground plane


Schematic representation of a three wire circuit


C_{sv} = Capacitance between source trace and victim trace


 C_{vg}^{T} = Capacitance between victim trace and ground

C_{sg} = Capacitance between source trace and ground









8.0 inches (20.3 cm) long, 72.1 ohms

Propagational delay: 1.126 ns


Oscillator: 66 MHz, 49% duty cycle

CMOS, 3.3V, Fast

Traces: 0.008" wide and 0.008" apart (.20mm)

Distance to reference plane: 0.010" (.25mm)


Power and/or Return Plane Bounce



RF Signal and Return Current Propagation

RF Current Return and Flux Cancellation


The closer we bring the RF return path to the RF source path, enhanced coupling occurs, producing less RF energy




RF return current, counter-clockwise flux

RF Signal Return Path Propagation (High and Low Frequency)

- A layer of metal, generally copper at either voltage or return potential, physically adjacent to a signal routing layer.
- Solid planes provide a low impedance path for RF currents to return to their source (optimal flux return).
- If both transmission lines are closely coupled or near to each other, magnetic flux between both transmission lines will cancel out.



RF Current Density Distribution



$$I(d) = \frac{Io}{\pi H} \cdot \frac{1}{1 + \left(\frac{D}{H}\right)^2}$$


where: I(d) = signal current density, (A/inch or A/cm)

lo = total current (A)

H = height of the trace above the ground plane (in. or cm)

D = perpendicular distance from the center line of the trace (in. or cm)


Loop Area Between Circuits or Components - Same Layer



This configuration is for a single- or double-sided PCB.

For a multi-layer PCB, loop area is in the plane directly below the signal path.

Loop Area Between Circuits or Components - Different Layers



The real loop area is longer than shown, as the transmission line must have both a source and return path. Only the source path is shown. The return path is through either the power or ground plane, depending on application.

Calculating the RF Field from the Loop Area Between Components

EMI is created from currents flowing between components. A small loop is one whose dimensions are smaller than a quarter wavelength ($\lambda/4$) at a particular frequency of interest.

Maximum electric field strength from a loop in free space

$$E = 131.6 * 10^{-16} (f^2 * A * Is) (\frac{1}{r}) \text{ volts per meter}$$

where A = loop area in cm², f (MHz) is the frequency of I_s , the source current in mA and r is the distance from the radiating element to the receiving antenna.

Differential-mode radiation from a cable affixed to the PCB with a return path

$$E = 263 * 10^{-16} (f^2 * A * I_s) \left(\frac{1}{r}\right) \text{ volts per meter}$$

Common-mode radiation from a cable affixed to the PCB with a <u>return path</u>

$$E = 1.27 * 10^{-6} (f * L * Is) \left(\frac{1}{r}\right) \text{ volts per meter}$$

Capacitive Loading Effects on Every Transmission Line

- Capacitive loading affects trace impedance
- Unloaded propagation delay for a transmission line is defined by

$$t_{pd} = \sqrt{L_0 C_0}$$

With increased capacitive loading, propagation delay of the signal will increase by:

$$t_{pd}' = t_{pd} \sqrt{1 + \frac{C_d}{C_o}}$$
 ns/length

Characteristic impedance of a transmission line, altered by gate loading,

 Z_o' is lowered by:

 $Z'_o = \frac{Z_o}{\sqrt{1 + \frac{C_d}{C_o}}}$

where where

 Z_o = Original unloaded line impedance (ohms)

 Z'_{o} = Modified line impedance (ohms)

 C_d = Input gate capacitance of all loads

 C_o = Characteristic capacitance of the unloaded transmission line

Calculating Trace Lengths to Determine if Termination is Required

Assuming velocity of propagation 60% speed of light (FR-4), the maximum permissible unterminated round trip considering the *two-way propagation delay* (source-load-source) is:

$$L_{\text{max}} = \frac{t_r}{2t'_{pd}}$$

where t_r is in nanoseconds, t'_{pd} is propagation delay, and L_{max} is actual routed length.

- A simple equation is available to approximate length of an electrically long line trace.
- \triangleright If the routed trace is longer the L_{max} , termination is required.
- Note: Think in the time domain not frequency domain!

$$L_{max} = k * t_r$$

$$L_{max} = 9 * t_r$$
 (for microstrip topology - in cm.)
 $L_{max} = 3.5 * t_r$ (for microstrip topology - in inches)

$$L_{max} = 7 * t_r$$
 (for stripline topology - in cm.)
 $L_{max} = 2.75 * t_r$ (for stripline topology - in inches)

Example

If a signal edge is 2 ns, the maximum unterminated trace length when routed microstrip is:

$$L_{max} = 9 * t_r = 18 cm (7")$$

For stripline, the maximum unterminated trace length is: $L_{max} = 7 * t_r = 14 \text{ cm } (5.5")$

Calculate trace length to minimize reflections and enhance signal integrity.

$$L_d < L_{max}$$


where L_{max} is calculated maximum length and L_d the actual length of the trace.

To calculate the "k" factor for determining if a transmission line is electrically long, using a different value for the dielectric constant, the following equation is provided $k = x \left(\frac{a}{tod}\right)$

where k = constant factor for transmission line length determination a = 30.5 for cm, 12 for inches x = 0.5 (converts transmission line to one way path)

Example: for ε_r = 4.1, L_{max} = 8.87 for microstrip (in cm) or 3.49 (in inches) L_{max} = 6.99 for stripline (in cm) or 2.75 (in inches)

Maximum Unterminated Line Length vs. Signal Edge Rate




Note: Above calcuations are for a microstrip topology with a dielectric constant of 4.1.

Actual distance will differ based on the dielectric material used within the board assembly.

Simplified Introduction to Filtering Related to Transmission Lines Carrying Common-Mode RF Energy

What is a Filter?



A filter is simply a two-port device, with the following transfer function, H(f):

$$H(f) = \frac{E_L(f)}{E_{Si}(f)}$$

Filters are characterized by: Insertion Loss

$$IL(f) = 20 \cdot Log \frac{E_{L1}(f)}{E_{L2}(f)} = 20 \cdot Log \frac{E_{L}(f) \text{ w/ Filter Inserted}}{E_{L}(f) \text{ w/o Filter Inserted}}$$

Basic Filter Configurations

Two basic types of RF filter methods exist; capacitive and inductive

Different applications require one, the other or both. Most lower bandwidth (≤ 10 MHz) circuits will benefit from use of filtering, which are not effective unless their placement is exactly adjacent to their interconnect.

Capacitive bypass filtering is used to shunt high frequency RF currents to an appropriate 0-V reference or chassis.

Inductive filters blocks RF fields from either leaving the system as an output signal, or prevents incoming RF from corrupting circuits on the PCB.

Basic Filter Characteristics

Simplest type (first-order filter) contains a single reactive component.

- Capacitive reactance, X_C , will decrease with an increase in frequency.
- Inductive reactance, X_L , will increases with an increase in frequency.


$$X_C = \frac{1}{2\pi fC}$$
; $X_L = 2\pi fL$

- Capacitors shunt noise current away from a load while inductors block or reduce noise in the transmission line.
- ➤ Single component filters are not very useful as their attenuation only changes at a rate of 6 dB/octave or 20 dB/decade.


To achieve greater attenuation, a second or higher-order filter consisting of two reactive components or more is required. This filter provides 12 dB/octave or 40 dB/decade attenuation.

Signal and Power Line Filter Configurations


- Low pass Rejects undesired RF energy above a desired set point, passing frequencies below this point with little or no attenuation. AC line filters are typically of the low pass variety.
- High pass Rejects undesired RF energy below a desired set point, passing frequencies above this point with little or no attenuation.
- Band pass Passes a range of desired frequencies with little or no attenuation, rejecting frequencies outside this specific range.
- Band reject Rejects a range of frequencies within a particular frequency band of operation while passing all other frequencies outside this band.



Low-pass filter and characteristics




High-pass filter and characteristics




Band-pass filter and characteristics





Band-reject filter and characteristics



Common Mode Chokes

Large amounts of capacitance cause the following problems

- Leakage current in power supply circuits may violate product safety requirements against the hazard of electric shock
- Capacitance limits the desired signal bandwidth for data signals


Large inductors cannot be used

- Large DC currents may saturate the magnetic core of the inductor in power line filters, decreasing performance capability
- Large inductance provides little effect on limiting unwanted noise both above and below the desired bandwidth of a signal trace

Common Mode Chokes

Affect only common-node RF noise with virtually no effect on DM signals

 Provide high common-mode signal losses



Summary

Designing for EMC is easy if one thinks about the overall objective before any design aspect of a system occurs.

- 1. Understand requirements to meet; emissions and/or immunity.
- 2. Understand the environment the system must operate within.
- 3. Simplify complex theory into easy-to-use concepts.
- 4. There is no difference between time and frequency domain.
- 5. The key item to remember is minimizing development of unwanted magnetic field flux and to keep all transmission lines balanced (prevents creation of common-mode currents).
- 6. Systems must be self-compatible; does not cause harm to itself.
- 7. Use secondary means of flux removal by implementing an optimal referencing/grounding methodology, use of proper gasket material for shielding (if required) and incorporating filters correctly.
- 8. Take time in analyzing an EMI situations. A quick fix may not solve the problem.
- 9. Test and analyze early and often. Simulation is now required for due to advances in semiconductor technology.
- 10. Keep current with technological advances with education.

EMC Challenges in Telecommunication Equipment

Philippe Sochoux, Sr. Manager, Juniper Networks

Alpesh Bhobe, Sr. Manager, Cisco Systems

Oct 3, 2019










Agenda

1. Introduction and problem statement

2. Early collaboration/engagement with suppliers to maximize repeatability in CE for PSUs




3. HW scaling to save cost and time





 Early collaboration/engagement with optical vendors for Radiated Emissions



Introduction

EMC team must deliver Routers and Switches that meet legal, quality and customer requirements on budget and on time

What are and where are the challenges (specific to networking equipment)?



MX2020 20 Line Cards 18 x 2.5kW modules



ASR9922 20 Line Cards 12 x 6kW AC Modules

Problem Statement - Regulatory requirements

Key regulatory limits (radiated and conducted emissions, ESD) have not changed much since the 1980s when the PC was introduced. Regulatory bodies (IEC/FCC) are not planning to relax the limits.





1983 – Apple IIe, 1.023MHz 65CO2 CPU, 64KB RAM (up to 1MB), DOS 3.3, $5\,\%$ " floppy disk

Speeds, densities and power requirements continue to increase, driven by bandwidth demands around the world as new technologies are introduced (4K/8K/16K videos, 5G, etc.)









Year	Global Internet Traffic			
1992	100 GB per day			
1997	100 GB per hour			
2002	100 GB per second			
2007	2,000 GB per second			
2017	46,600 GB per second			
2022	150,700 GB per second			


Source: Cisco VNI, 2018.

Problem Statement - Budget versus Time



- We prioritize time (schedule) over budget
- Designs are increasingly complex
- Unplanned modifications can cancel a project
- Schedules are not increasing even if design complexities increase
- Primary challenge is schedule predictability
- How do we mitigate schedule risk?

Risk mitigation vs schedule



Maximize repeatability for CE in PSUs

Issue: Large variations (>10dB) in CE measurement results between labs increasing schedule risk

Goal: Root cause sources of variations and establish a deterministic testing process at the PSU level


Reference paper:

A Multi-mode Noise Reference Source for Verifying Different Conducted Emission Setups

Wei Zhang¹, Rui Mi¹, Javad Meiguni¹, Shubhankar Marathe¹, Kaustav Ghosh², Angela Li², Qian Liu², Jacques Rollin², Philippe Sochoux², David Pommerenke¹

¹EMC Laboratory, Missouri University of Science & Technology ²Juniper networks

CE Bench Setup



No standard exists to define PSU CE bench level testing

Setup related emission variations – plate size







Plate 1> Plate 3 > Plate 2


- The resonance around 10 MHz is due to the combined size of the plate and the load.
- Changing the size of the plate changes the capacitance and produces L-C resonance in the setup structure as a result of which the resonance shifts for different plate sizes.

Setup related emission variations – grounding the plate



Current clamp measurement


Setup related emission variation – CM return path capacitance




Therefore, the resonance around 10 MHz is setup dependent.


Lifting up the supply changes the parasitic capacitance which is the CM current return path.






Conducted Emission Specification





Conducted Emission Specification





HW quantity optimization for Radiated Emissions (scaling)

Issue: Early prototypes are very costly and time consuming to manufacture. RE testing requires a full chassis

Goal: Reduce prototype quantities using known and verified extrapolation curves (scaling)



Growth of Radiated Emission in Multi-Modular Systems

Kaustav Ghosh¹, Wei Zhang¹, Javad Meiguni¹, Abhishek Patnaik¹, David Pommerenke¹, Philippe Sochoux², Jacques Rollin², Angela Li², Qian Liu², and Girish M H²

EMI Prediction of Multiple Radiators

Javad Meiguni¹, Wei Zhang¹, Morten Soerensen¹, Kaustav Ghosh¹, Ahmad Hosseinbeig¹, Abhishek Patnaik¹, David Pommerenke¹, Jacques Rollin², Angela Li², Qian Liu², and Philippe Sochoux²

¹EMC Laboratory, Missouri University of Science & Technology ²Juniper networks

Investigation plan


3 independent methods were used to to validate the proposed approach:



Chassis mockup

A HW mockup with patch antennas representing optics to measure scaling effects in a controlled environment.


Measurements show 10logN tendency



Monte Carlo Analysis

A full chassis populated with 498 radiating elements (optics) representing a large phased array was simulated using random sampling (phase & amplitude) to obtain scaling curves.

Simulations show 10logN tendency



Scaling study of Juniper HW


PTX3K, PTX5K, Ultimat 8, Ultimat 16 scaling studies were done at Juniper JET facility.

Measurements show between 5logN and 7.5logN tendency.

Why?

Why 7.5logN (measurements @ JNPR) vs 10logN (expected)? Unsynchronized linecards

- Frequencies are equal on a same linecard
- Frequencies are different between linecards




Each linecard radiates at a slightly different frequency (~10-100KHz)

Why 7.5logN (measurements @ JNPR) vs 10logN?

Antenna pattern

- As linecards are added to the chassis, antenna array gain does not increase with constructive interference
- Pattern for one linecard has narrow lobes.
 Addition of linecards broaden the lobes more than increasing the directivity as expected if the frequencies were the same
- The measuring antenna beam width does not capture all of the energy at the same time (eq. to 4 "slices" of the polar plot)
- As a result, 7.5logN vs 10log N tendency is observed
- 5logN 7.5logN consistently observed on Juniper HW measurements (PTX, QFX)



Optical Pre-qualifications

Issue: Radiated Emission optic qualification requires ~3 weeks of testing, ~15% failure rate on new optics, +2 weeks for every failure, \$3K/day

Goal: Establish a deterministic process between optic supplier and system integrator for Radiated Emission testing

Reference paper:

A statistical-based approach to pre-qualify optical modules for Radiated Emission testing

Philippe Sochoux², Angela Li², Wei Zhang¹, David Pommerenke¹

¹EMC Laboratory, Missouri University of Science & Technology ²Juniper networks



Cisco's ASR9922



Juniper's QFX10016

Optical modules and EMC


x dB below class B requirement on a single optic doesn't guarantee consistent system level margin

Factors that influence EMC:


- Electrical design and PCB layout
- Mechanical enclosure (gasket)
- Manufacturing
- Many vendors, speeds (40G, 100G, 200G, 400G) and reaches (LR4, SR4, CWDM, etc) – huge quantities to qualify




Dual-reverberation chamber measurements




Only the optic protrudes in the "quiet side" (chamber 1) which allows the TRP (Total Radiated Power) from the optic to be measured




Histogram (100G Optical Module TRP)



Histogram (TRP vs Reach)






Reverberation and anechoic chamber correlation

- Process of elimination to determine "passing" TRP
- Select 32 noisiest optics and measure at system level
- Repeat with second to noisiest 32 optics
- Repeat until passing margin within range
- Fine tune with individual optics

	Worst optics	Second worst	3 rd worst	Best optics	Optimized selection
FCC margin from 32 modules in a Switch (dBuV/m)	+2.6	+0.6	-1	-4	0


$$\mu_{pass} \triangleq -78dBm$$
 (Juniper specific)



Hypothesis testing

Optic sample's average TRP must be less than μ_{pass} at 80% confidence level

 H_0 : $\bar{x} \ge \mu_{pass}$ Null hypothesis states that vendor's samples will fail (greater than -78dBm)



Next steps


Proposal

Form a consortium of companies (e.g., Optical Internetworking Forum) to draft a common specification for testing optical modules for radiated emissions. The specification will specify the testing methodology and equipment for optical modules in a reverberation chamber environment.

BACKUP

Theory (identical frequency)

Emissions are vectors and must be summed using vectorial math.




For identical hardware that is synchronized (in phase) we expect the worst case summation for the addition of "n" more hardware:

$$Emax = \Sigma (E1 + E2 + E3 + ... En)$$
 $Emax = E1 + 20 Log n$



Theory predicts 10logN for electric fields with random distribution

For identical hardware that is NOT synchronized (not in phase) we expect a random distribution and summation for the addition of "n" more hardware:



References

Henry Ott, Electromagnetic Compatibility Engineering, pages 340-342

Keith Armstrong, Adding Up Emissions Using the Root Sum Square (RSS) Method Can Help You More Easily Achieve Compliance With EU Emissions Requirements, CEng MIEE MIEEE

Regulatory requirements


International requirements

CISPR 32 and FCC part 15 (ANSI C63.4) both propose a 2 dB rule when dealing with large quantities. The worst case quantity to test is reached when the addition of one more unit produces an increase of less than 2 dB in emissions. EN 300 386, the regulatory requirement in Europe for telecom products refers to CISPR 32 for emissions testing and EN 300 127 for large systems (both Normative). The 2dB methodology of CISPR 32 is therefore applicable to telecom products in Europe.

Customer requirements


Telcordia GR 1089-CORE does mention growth of systems and allows analysis to prove compliance. GR-1089-CORE references FCC and ANSI C63.4 for emissions testing. Therefore the 2 dB rule applies to GR-1089-CORE.

See <u>Emissions Scaling for Multiple Identical Units</u>, Jacques Rollins for more information on regulatory requirements



Addition of a third linecard increases emissions by less than 2dB using the 7.5logN (worst case @ JNPR) curve

Setup related emission variation – Plate size/CM return capacitance




measurements.

Plate to GND

capacitance


The values are not exact but roughly assumed based on geometry and

Statistical significance α




- A statistically significant result is a result that's not attributed to chance
- Selected $\alpha = 80\%$ in line with CISPR's 80/80 rule

Central Limit Theorem applied to EMC



Hypothesis Testing



Example: probability of selecting a sample with mean $\overline{\mathbf{x}}$ (denoted by X) two standard deviations the left of the population mean is 2.2% (P-value)

























